

### Analog-to-Digital Converter

Student's name & ID: \_\_\_\_\_

Partner's name & ID: \_\_\_\_\_

Your Section number / TA's name \_\_\_\_\_

#### Notes:

You must work on this assignment with your partner.

Hand in a printer copy of your software listings for the team.

Hand in a neat copy of your circuit schematics for the team.

These will be returned to you so that they may be used for reference.

-----do not write below this line-----

Grade for performance verification (50% max.)

Grade for answers to TA's questions (20% max.)

Grade for documentation and appearance (30% max.)

POINTS	TA init.

Grader's signature: \_\_\_\_\_

Date: \_\_\_\_\_

# Analog-to-Digital Converter

## GOAL

By doing this lab assignment, you will learn to use:

1. The Analog-to-Digital converter.
2. The basics of polling.

## PREPARATION

- Read Sections 12.1 to 12.9 from *Software and Hardware Engineering* by Cady & Sibigroth. (Read Section 7.11 from *Microcomputer Engineering* by Gene H. Miller.)
- Write a C program that is free from syntax errors (i.e., it should compile without error messages and produce a running .S19 file).

## 1. INTRODUCTION TO THE A-to-D CONVERTER

The A-to-D converter (ADC) uses successive approximation to produce an 8-bit unsigned number (0-255) to represent the analog voltage applied to one of the ADC input pins. This number, ADResult, represents the input voltage  $V_{ADC}$  in terms of two reference voltages,  $V_{RH}$  (high reference voltage) and  $V_{RL}$  (low reference voltage). The ADResult can be computed using this expression.

$$ADResult = round \left[ 255 \cdot \left( \frac{V_{ADC} - V_{RL}}{V_{RH} - V_{RL}} \right) \right] \text{ for } V_{RL} \leq V_{ADC} \leq V_{RH}$$

with  $V_{RH} \leq 6V$ ,  $V_{RL} \geq 0V$ , and  $V_{RH} - V_{RL} \geq 2.5V$

The ADC converts analog voltages applied to Port AD pins 0 through 7 (PAD0, PAD1, ..., PAD7). The following paragraphs explain how the ADC is operated through the use of the internal registers.


**TURNING THE ADC ON/OFF.** The ATDCTL2 register (address \$0062) uses bit 7 (ADPU) to control the power to the ADC. ADPU = A to D Power Up (0 = ADC power off, 1 = ADC power on). Upon RESET, the ATDCTL2 register is set to \$00. That is, ADPU = 0 and the ADC power is off (to save energy).

	7	6	5	4	3	2	1	0	
\$0062	ADPU	AFFC	AWAI	0	0	0	ASCIE	ASCIF	ATDCTL 2
RESET	0	0	0	0	0	0	0	0	
=									

{The D-Bug12 monitor puts \$00 into the ATDCTL2 register as part of its RESET initialization. That is,

D-Bug12 turns the ADC power off.} If you want to control ADC power, you can write a 1 or a 0 to ADPU (ATDCTL2 bit 7).

**ATD CLOCK FREQUENCY.** The P-clock must be scaled to keep the ADT clock within the required frequency limits of from 500 KHz to 2 MHz. The prescale value is specified in the ATDCTL4 register (address \$0064). The 68HC12 EVBs have P-clock frequencies of 8 MHz so the default scale factor of 4 allows the converter to operate at its fastest rate.




PRS4	PRS3	PRS2	PRS1	PRS0	P-clock Divisor
0	0	0	0	0	2
0	0	0	0	1	4
0	0	0	1	0	6
0	0	0	1	1	8
0	0	1	0	0	10
0	0	1	0	1	12
0	0	1	1	0	14
0	0	1	1	1	16
0	1	x	x	x	Do not use
1	x	x	x	x	Do not use

**CONFIGURING THE ADC.** The ADC can convert analog voltages from any of eight channels, Port AD input pins (PAD0, PAD1, ..., PAD7). Each conversion cycle consists of four conversions with the results put into the eight A/D Result registers: ADR0H (address \$0070), ADR1H (address \$0072), . . . ADR7H (address \$007E). The user selects, via software settings, which pin (PE<sub>x</sub>, x = 0, ..., 7) or group of pins (PE0:3 or PE4:7) are converted.

The ATDCTL5 register (address \$0065) is the A/D Control/Status Register. The user sets three parameters in the ADCTL register to configure the ADC:

- S8CM = 0      conversion sequence consists of four conversions
- S8CM = 1      perform eight conversions in the conversion sequence

- SCAN = 0 perform a single conversion cycle and stop  
SCAN = 1 perform continuous conversions without stopping after each cycle
- MULT = 0 convert a single channel  
MULT = 1 convert a four or eight channel group
- CD – CA = Channel Select D through A



When MULT = 0, set CD – CA for the desired channel. Each single channel is converted four or eight times per cycle (depending on S8CM). The four or eight conversion results are put into the A/D Result registers in sequence: ADR0, ADR1, ADR2, and ADR3 or ADR0, ADR1, ADR2, ADR3, ... ADR7.

CD	CC	CB	CA	Channel
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7

When MULT = 1, set CD and CC to select either of two groups of four channels (0:3 or 4:7). Each channel in the group is converted once and the result put into one set of A/D Result register as given in the table.

CD	CC	CB	CA	Channel	Result Register
0	0	X	X	0	ADR0
0	0	X	X	1	ADR1
0	0	X	X	2	ADR2
0	0	X	X	3	ADR3
0	1	X	X	4	ADR0
0	1	X	X	5	ADR1

0	1	X	X		6	ADR2
0	1	X	X		7	ADR3

## 2. POLLING

An A/D conversion cycle starts whenever any value is written to the ATDCTL5 register. When SCAN = 0, the program must poll (test) the CCFx (Conversion Complete Flag) bits in ATDSTAT. These bits are reset (CCFx = 0) when the conversion cycle is started. The bits are set (CCFx = 1) when the results of the four or eight conversions have been written to the single, four or eight A/D Result registers. Since a single conversion takes 160 clock cycles (20  $\mu$ s), the CCFx is set 160 clock cycles (20  $\mu$ s) after writing to the ATDSTAT to start the process. The user may use this time to perform some simple routine, such as average the results. In any case, the user must test each CCFx to know when the data in the corresponding A/D Result registers are valid. Alternatively, the SCF (sequence complete flag), bit 7 in the ATDSTAT (\$0066) register may be used to indicate that all 4 values are available from the 4 conversions. Normally the CCFx flags are cleared when the associated result registers are read (AFFC = 0 in ATDCTL2).

When SCAN = 1 (continuous conversion mode), each of the A/D Result registers is updated in a circular fashion: ADR0, ADR1, ADR2, ADR3, ADR0, etc. Thus a new result is available every 160 clock cycles.

## 3. WRITING YOUR OWN PROGRAM


For this lab you will write your program with a circuit on a prototyping board. This builds on what you have learned so far.

This lab uses the EVB, a protoboard (prototyping board) and two 60-wire ribbon cables with 60-pin connectors on both ends. The protoboard will be assigned to your team for the remainder of the semester so you can save your circuits as needed for succeeding lab exercises. Be sure to align the arrows on the EVB and ribbon cable connectors. Keep the ribbon cable straight, otherwise the pin numbers on the protoboard connector block will be reversed.

The TAs will caution you about the power supply and its connections. **NEVER WORK WITH THE POWER ON!**

**THE PROTOBOARD.** On the protoboard you will find PAD1 on pin 28 of the 60-pin J9 connection block. You will need to connect +5 V to  $V_{RH}$ , pin 30, and ground  $V_{RL}$ , pin 29. To obtain an analog voltage to convert, use a potentiometer (10 k $\Omega$ ). Connect the potentiometer between +5 V and ground. Connect the arm to PAD1. Only when you are sure you have no shorts should you turn on the power

supply.



**PROGRAMMING ASSIGNMENT.** Write an analog-to digital conversion program. Display the hexadecimal result on the terminal display.

Some of what you will need to do:

0. Write a main program that calls the necessary routines to implement your program design.
1. Write a routine to configure the ADC to convert the single analog voltage on Port AD pin 1 (PAD1). Operate in 4 conversions and stop mode. That is, S8CM = 0, SCAN = 0, MULT = 0, and CD-CA = 0001.
2. Write a routine to poll the CCF0 bit and average the four results.
3. Write a routine to display the average result byte in hexadecimal on the display.
4. Check your results with a voltmeter and verify that your program is working correctly.

*Good programmer's tip.* Design the program top-down. Then write the routines bottom-up. Write them one at a time and thoroughly test each one before integrating them. This way you will have isolated any errors to the routine that you are currently writing. Good programmers follow this method.

#### **NOTE:**

There are typographical errors in the Introl version 4.0 C compiler include file HC912B32.H. The A/D registers are named `_H12ADTxxxx` instead of `_H12ATDxxxx` as seen in the segment from the file below.

```
__BYTEreg__ _H12ADTCTL2;    // ATD Control 2
__BYTEreg__ _H12ADTCTL3;    // ATD Control 3
__BYTEreg__ _H12ADTCTL4;    // ATD Control 4
__BYTEreg__ _H12ADTCTL5;    // ATD Control 5
__WORDreg__ _H12ADTSTAT;    // ATD Status
```