


# M68HC12A4EVB

## EVALUATION BOARD USER'S MANUAL



**MOTOROLA**

## **Important Notice to Users**

While every effort has been made to ensure the accuracy of all information in this document, Motorola assumes no liability to any party for any loss or damage caused by errors or omissions or by statements of any kind in this document, its updates, supplements, or special editions, whether such errors are omissions or statements resulting from negligence, accident, or any other cause. Motorola further assumes no liability arising out of the application or use of any information, product, or system described herein: nor any liability for incidental or consequential damages arising from the use of this document. Motorola disclaims all warranties regarding the information contained herein, whether expressed, implied, or statutory, *including implied warranties of merchantability or fitness for a particular purpose*. Motorola makes no representation that the interconnection of products in the manner described herein will not infringe on existing or future patent rights, nor do the descriptions contained herein imply the granting or license to make, use or sell equipment constructed in accordance with this description.

## **Trademarks**

This document includes these trademarks:

Motorola and the Motorola logo are registered trademarks of Motorola, Inc.

MCUez is a trademark of Motorola, Inc.

Apple, Macintosh, MacTerminal, and System 7 are registered trademarks of Apple Computer, Inc.

Windows and Windows 95 are registered trademarks of Microsoft Corporation in the U.S. and other countries.

Intel is a registered trademark of Intel Corporation.

Motorola, Inc., is an Equal Opportunity / Affirmative Action Employer.

## List of Sections

Section 1. General Information .....	15
Section 2. Configuration and Setup .....	27
Section 3. Operation .....	37
Section 4. Hardware Reference .....	77
Appendix A. S-Record Format .....	117
Appendix B. Communications Program Examples ...	123
Appendix C. D-Bug12 Startup Code .....	131
Appendix D. D-Bug12 Customization Data .....	135
Appendix E. Customizing the EPROMs .....	141
Appendix F. SDI Configuration .....	143
Glossary .....	145
Index .....	149

## List of Sections

## **Table of Contents**

### **Section 1. General Information**

1.1	Contents .....	15
1.2	Introduction.....	15
1.3	General Description and Features.....	15
1.4	Performance Notes .....	19
1.5	Functional Overview.....	20
1.6	External Equipment Requirements.....	22
1.7	EVB Specifications.....	23
1.8	Typographic Conventions.....	24
1.9	Customer Support .....	25

### **Section 2. Configuration and Setup**

2.1	Contents .....	27
2.2	Unpacking and Preparation.....	27
2.3	EVB Configuration.....	28
2.4	EVB to Power Supply Connection .....	29
2.5	EVB to Terminal Connection .....	29
2.6	Terminal Communications Setup .....	31
2.6.1	Communication Parameters.....	31
2.6.2	Dumb-Terminal Setup .....	31
2.6.3	Host-Computer Setup.....	31
2.6.4	Changing the Baud Rate .....	32

## Table of Contents

2.7	Using Fast External RAM. . . . .	32
2.7.1	Selecting and Replacing the RAM Chips . . . . .	32
2.7.2	Reprogramming the RAM Chip Select . . . . .	33

### Section 3. Operation

3.1	Contents . . . . .	37
3.2	Startup. . . . .	38
3.3	Reset . . . . .	39
3.4	Program Abort . . . . .	40
3.5	Using D-Bug12 Commands . . . . .	40
3.6	D-Bug12 Command Set . . . . .	43
	ASM            Assemble Instructions . . . . .	44
	BAUD          Set Baud Rate . . . . .	48
	BF            Block Fill . . . . .	49
	BR            Breakpoint Set . . . . .	50
	BULK          Bulk Erase On-Chip EEPROM . . . . .	51
	CALL          Call Subroutine . . . . .	52
	G             Go Execute a User Program . . . . .	53
	GT            Go Till . . . . .	54
	HELP          Onscreen Help Summary. . . . .	55
	LOAD          Load S-Record File . . . . .	56
	MD            Memory Display . . . . .	57
	MDW          Display Memory as 16-Bit Word . . . . .	58
	MM            Memory Modify. . . . .	59
	MMW          Modify 16-Bit Memory Word. . . . .	60
	MOVE          Move Memory Block. . . . .	61
	NOBR          Remove Breakpoints . . . . .	62
	RD            Register Display. . . . .	63
	RM            Register Modify. . . . .	64
	T             Trace . . . . .	65
	UPLOAD        Display Memory in S-Record Format . . . . .	67
	VERF          Verify S-Record File Against Memory . . . . .	68
	<RegisterName> Modify Register Value . . . . .	70
3.7	Alternate Execution from EEPROM . . . . .	72

3.8	Off-Board Code Generation .....	73
3.9	Memory Usage .....	73
3.9.1	Description .....	73
3.9.2	Memory Map .....	74
3.10	Operational Limitations .....	75
3.10.1	On-Chip RAM .....	75
3.10.2	SCI Port Usage .....	75
3.10.3	Dedicated MCU Pins .....	75
3.10.4	Terminal Communications .....	76

## Section 4. Hardware Reference

4.1	Contents .....	77
4.2	Printed Circuit Board (PCB) Description .....	78
4.3	Configuration Headers and Jumper Settings .....	78
4.4	Power Input Circuitry .....	83
4.5	Terminal Interface .....	83
4.6	Microcontroller .....	84
4.7	Memory .....	86
4.7.1	Memory Types and Sockets .....	86
4.7.2	Chip Selects .....	88
4.7.3	Glue Logic .....	89
4.8	Clock Circuitry .....	90
4.9	Phase-Locked Loop (PLL) .....	90
4.10	Reset .....	90
4.11	Low-Voltage Inhibit (LVI) .....	91
4.12	Analog-to-Digital (A/D) Converter .....	91
4.13	Background Debug Mode (BDM) Interface .....	91
4.14	Prototype Area .....	92
4.15	MCU Connectors .....	94
4.16	Schematics .....	99

## Appendix A. S-Record Format

A.1	Contents .....	117
A.2	Overview.....	117
A.3	S-Record Contents .....	117
A.4	S-Record Types.....	119
A.5	S Record Creation.....	120
A.6	S-Record Example .....	120
A.6.1	S0 Header Record .....	120
A.6.2	First S1 Record.....	121
A.6.3	S9 Termination Record .....	122
A.6.4	ASCII Characters .....	122

## Appendix B. Communications Program Examples

B.1	Contents .....	123
B.2	Introduction.....	124
B.3	Procomm for DOS — IBM PC.....	124
B.3.1	Setup.....	124
B.3.2	S-Record Transfers to EVB Memory.....	126
B.4	Kermit for DOS — IBM PC.....	126
B.4.1	Setup.....	126
B.4.2	S-Record Transfers to EVB Memory.....	127
B.5	Kermit — Sun Workstation .....	127
B.5.1	Setup.....	127
B.5.2	S-Record Transfers to EVB Memory.....	128
B.6	MacTerminal — Apple Macintosh.....	128
B.6.1	Setup.....	128
B.6.2	S-Record Transfers to EVB Memory.....	129
B.7	Red Ryder — Apple Macintosh .....	130
B.7.1	Setup.....	130
B.7.2	S-Record Transfers to EVB Memory.....	130



## Appendix C. D-Bug12 Startup Code

## Appendix D. D-Bug12 Customization Data

D.1	Contents .....	135
D.2	Customization Data Area .....	135
D.2.1	C Format .....	136
D.2.2	Assembly Format .....	136
D.2.3	Initial User CPU Register Values .....	136
D.2.4	SysClk Field .....	137
D.2.5	IOBase Field .....	137
D.2.6	SCIBaudRegVal Field .....	137
D.2.7	EEBase and EESize Fields .....	138
D.2.8	EEPROM Erase/Program Delay Function Pointer Field .....	138
D.2.9	Auxiliary Command Table Entries .....	138

## Appendix E. Customizing the EPROMs

## Appendix F. SDI Configuration

## Glossary

## Index

# Table of Contents

### List of Figures

Figure	Title	Page
1-1	EVB Layout and Component Placement . . . . .	18
1-2	System Block Diagram . . . . .	19
2-1	EVB Power Connector J6 . . . . .	29
4-1	Memory Sockets Configuration . . . . .	87
4-2	Chip Select Header . . . . .	88
4-3	RAM/ROM Logic Diagram . . . . .	89
4-4	Prototype Area (Component Side View) . . . . .	93
4-5	MCU Connector J8 (Component-Side View) . . . . .	94
4-6	MCU Connector J9 (Component-Side View) . . . . .	95

## List of Figures

### List of Tables

Table	Title	Page
1-1	EVB Specifications. . . . .	23
2-1	RS-232C Interface Cabling. . . . .	30
2-2	Communication Parameters . . . . .	31
3-1	D-Bug12 Command-Set Summary . . . . .	42
3-2	M68HC11 to CPU12 Instruction Translation. . . . .	45
3-3	CPU12 Registers. . . . .	70
3-4	Condition Code Register Bits . . . . .	70
3-5	Factory-Configuration Memory Map . . . . .	74
4-1	Jumper-Selectable Functions . . . . .	79
4-2	CPU Mode Selection. . . . .	85
4-3	EVB Memories Supplied . . . . .	88
4-4	BDM Connector J5 Pin Assignments . . . . .	92
4-5	MCU Connector J8 Pin Assignments . . . . .	96
4-6	MCU Connector J9 Pin Assignments . . . . .	98
A-1	S-Record Fields. . . . .	118
A-2	S-Record Field Contents. . . . .	118
A-3	S-Record Types. . . . .	119
A-4	S0 Header Record . . . . .	120
A-5	S1 Header Record . . . . .	121
A-6	S9 Header Record . . . . .	122
E-1	Physical EPROM Addresses. . . . .	142
F-1	SDI Memory Map. . . . .	144



## Section 1. General Information

### 1.1 Contents

1.2	Introduction. . . . .	15
1.3	General Description and Features. . . . .	15
1.4	Performance Notes . . . . .	19
1.5	Functional Overview. . . . .	20
1.6	External Equipment Requirements . . . . .	22
1.7	EVB Specifications. . . . .	23
1.8	Typographic Conventions. . . . .	24
1.9	Customer Support . . . . .	25

### 1.2 Introduction

This user's manual provides the necessary information for using the M68HC12A4EVB evaluation board (EVB), an evaluation, debugging, and code-generation tool for the MC68HC812A4 microcontroller units (MCU).

Reference items, such as schematic diagrams and parts lists, are shipped as part of the EVB package.

### 1.3 General Description and Features

The EVB is an economical tool for designing and debugging code for and evaluating the operation of the M68HC12 MCU Family. By providing the essential MCU timing and input/output (I/O) circuitry, the EVB simplifies user evaluation of prototype hardware and software.

The board consists of an 8-inch by 8-inch multi-layer printed circuit board (PCB) that provides the platform for interface and power connections to the MC68HC812A4 MCU chip, which is installed in a production socket.

**Figure 1-1** shows the EVB's layout and locations of the major components, as viewed from the component side of the board.

The block diagram in **Figure 1-2** depicts the logical relationships and interconnections within the EVB and with external equipment.

Hardware features of the EVB include:


- Power, ground, and four signal planes
- Single-supply +3- to +5-Vdc power input (J6)
- Two RS-232C interfaces
- Two memory sockets populated with two 32-Kbyte x 8-bit EPROMs (U7 and U9A), containing the D-Bug12 monitor program
- Two memory sockets populated with two 8-Kbyte x 8-bit SRAMs (U4 and U6A)
- Support for up to 1 MByte of program space and 512 Kbytes of data space using optional memory configurations
- 16-MHz crystal-controlled clock oscillator (Y2) in a socket that can accommodate optional 8- or 14-pin oscillator chips (XY2)
- Headers for jumper selection of hardware options (for full details of the jumper settings, refer to **Table 4-1**):
  - Low-voltage inhibit (LVI) (W1)
  - RAM (random-access memory) write-protection (W3)
  - MCU chip selects for memory devices (W11)
  - RAM function select (W12 and W13)
  - ROM (read-only memory) function select (W22, W24, W29, W32, W33, and W36)
  - MCU mode control (W30, W34, and W42)
  - Alternate execution from on-chip EEPROM (W20)
  - Serial communications interface (SCI) configuration (W10, W14, and W21)



- Two 2-row x 30-pin header connectors for access to the MCU's I/O and bus lines (J8 and J9)
- Prototype expansion area for customized interfacing with the MCU
- Low-profile reset (S1) and program-abort (S2) push-button switches
- LVI protection (U1)
- Light-emitting diode (LED) power-on indicator (DS1)
- Test points for ground connections around the board (E1, E2, E3, E12, E13, and E14)
- 2-row x 3-pin header (J5) provides a connector for using background debug development tools such as the serial debug interface (SDI)
- Phase-locked loop (PLL) biasing circuitry for altering the MCU's timebase

Firmware features include:

- D-Bug12 monitor/debugger program, resident in external EPROM (erasable programmable read-only memory)
- Full support for either dumb-terminal or host-computer terminal interface
- Single-line assembler/disassembler
- File transfer capability from a host computer, allowing off-board code generation






Figure 1-2. System Block Diagram

## 1.4 Performance Notes

The M68HC12A4EVB's external RAM memory chips, U4 and U6A, were chosen to emphasize the EVB's low-voltage and low-power operational capability over the range of +3.5 to +5.0 Vdc.

However, these parts are not fast enough to operate at the 16-MHz speed of the factory-supplied clock oscillator. To use them at this external clock speed, the D-Bug12 startup code programs the MCU's RAM chip select to insert one wait state into each access of external RAM. Thus, when programs are run from

external RAM, performance is approximately 40 percent slower than it would be if the RAM chips were fast enough to run without wait states. Typical software performance improvements of 80 to 95 percent can be realized with faster external RAM.

For high-speed performance, the factory-supplied RAM devices may be replaced with faster parts that allow programs to execute at the full external clock speed. Two steps are required for this:

1. Replace the RAM devices, U4 and U6A, with faster parts.
2. Modify the RAM chip select to eliminate the wait state (E-clock stretch).

Detailed instructions for these procedures are found in [2.7 Using Fast External RAM](#).

**NOTE:** *Programs that execute exclusively from the MCU's on-chip RAM and EEPROM always run at the full clock speed. No wait states are introduced when accessing these areas.*

*Table 3-5. Factory-Configuration Memory Map, the default memory map, depicts the addresses of the EVB's different memory areas.*

## 1.5 Functional Overview

The EVB is factory-configured to execute D-Bug12, the EPROM-resident monitor program, without further configuration by the user. It is ready for use with an RS-232C terminal for writing and debugging user code. Follow the setup instructions in [Section 2. Configuration and Setup](#) to prepare for operation.

Optionally, the EVB can accommodate various types and configurations of external memory to suit a particular application's requirements. These custom configurations are made by installing the appropriate memory chips in the EVB's memory sockets and by setting jumpers on the EVB to correctly establish the MC68HC812A4's memory-access operations. [Table 1-1](#) lists the allowable sizes and types of memory. For the correct jumper settings, refer to [4.3 Configuration Headers and Jumper Settings](#).

**NOTE:** *The D-Bug12 operating instructions in this manual presume the factory-default memory configuration. Other configurations require different operating-software arrangements.*

The MC68HC812A4's two serial communications interface (SCI) ports are associated with separate RS-232C interfaces. D-Bug12 uses one of the SCIs for communications with the user terminal (jumper-selectable, SCI0 by default). The second SCI port is available for user applications. For information on the ports and their connectors, refer to [2.5 EVB to Terminal Connection](#) and [4.5 Terminal Interface](#).

If the MCU's single-wire background debug mode (BDM) interface serves as the user interface, both of the SCI ports become available for user applications. This mode requires a background debug development tool, such as Motorola's serial debug interface (SDI), and a host computer with the appropriate interface software. For more information, refer to [Appendix F. SDI Configuration](#) and to the *Serial Debug Interface User's Manual*, Motorola document order number SDIUM/D.

**NOTE:** *D-Bug12 does not use the BDM interface.*

Two methods may be used to generate EVB user code:

- For small programs or subroutines, D-Bug12's single-line assembler/disassembler may be used to place object code directly into the EVB's memory.
- For larger programs, the Motorola MCUEz™ assembler may be used on a host computer to generate S-record object files, which then can be loaded into the EVB's memory using D-Bug12's LOAD command.

The EVB features a prototype area, which allows custom interfacing with the MCU's I/O and bus lines. These connections are broken out via headers J8 and J9, which are immediately adjacent to the prototype area as shown in [Figure 1-1](#).

An on-board push-button switch, S1, provides for resetting the EVB hardware and restarting D-Bug12. Another on-board switch, S2, allows aborting the execution of a user program, useful in regaining control of a runaway program. Both of these switch functions are available for customized use in the prototype area.

The EVB can begin operation in either of two jumper-selectable (W20) modes at reset. In normal mode, D-Bug12 immediately issues its command prompt on the terminal display and waits for a user entry. In the alternate mode, execution

begins directly with the user code in on-chip EEPROM. This hardware function is also available for customized use in the prototype area.

D-Bug12 allows programming of the MC68HC812A4's on-chip EEPROM through commands that directly alter memory. For full details of all the commands, refer to [3.6 D-Bug12 Command Set](#).

Because the MCU must manage the EVB hardware and execute D-Bug12 in addition to serving as the user-application processor, there are a few restrictions on its use. For more information, refer to [3.10 Operational Limitations](#).

## 1.6 External Equipment Requirements

In addition to the EVB, the following user-supplied external equipment is required:

- Power supply — See [Table 1-1](#) for voltage and current requirements.

**NOTE:** *[Table 1-1](#) indicates that EVB operation at +3.0 Vdc requires the slower clock speed of 8 MHz. This limitation applies to programs (including the operating firmware, D-Bug12) that use external memory.*

*If an application program uses on-chip RAM and EEPROM exclusively — for instance, if external memory is not used — the clock speed can remain at 16 MHz with a supply voltage of +3.0 Vdc.*

- User terminal — Options:
  - RS-232C dumb terminal — Allows single-line on-board code assembly and disassembly
  - Host computer with RS-232C serial port — Allows off-board code assembly that can be loaded into the EVB's memory. Requires a user-supplied communications program capable of emulating a dumb terminal. Examples of acceptable communications programs are given in [Appendix B. Communications Program Examples](#).
  - Host computer using the MCU's BDM (background debug mode) interface — Frees both of the MCU's SCI ports for user applications. Requires a background debug development tool, such as the Motorola serial debug interface (SDI), and the appropriate interface software
- Power-supply and terminal interconnection cables as required

For full details of equipment setup, cabling, and special requirements, refer to [Section 2. Configuration and Setup](#).

## 1.7 EVB Specifications

**Table 1-1** lists the EVB specifications.

**Table 1-1. EVB Specifications**

Characteristic	Specifications
MCU	MC68HC812A4
SRAM maximum memory: Wide mode Narrow mode	16, 64, 256, or 1024 Kbytes 8, 32, 128, or 512 Kbytes
ROM maximum memory: EPROM: Wide mode Narrow mode EEPROM: Wide mode Narrow mode	64, 128, 256, 512, or 1024 Kbytes 32, 64, 128, 256, or 512 Kbytes 64, 128, 256, or 512 Kbytes 32, 64, 128, or 256 Kbytes
MCU I/O ports	HCMOS compatible
Background debug mode interface	2-row x 3-pin header
Communications ports	Two RS-232C DCE ports
Power requirements: 16-MHz clock source 8-MHz clock source	+3.5 to +5.0 Vdc @ 150 mA (max.), fuse-protected @ 1.5 A +3.0 to +5.0 Vdc @ 150 mA (max.), fuse-protected @ 1.5 A
Prototype area: Area Holes	2 inches x 8 inches, approximately 79 wide x 20 high (0.1-inch centers)
Board dimensions	8 inches x 8 inches

### 1.8 Typographic Conventions

This user's manual uses special typographical conventions to enhance readability. They are:

- Code, statements, confirmations, data entry, field text, parameters, and strings are indicated in regular Courier:

```
$INCLUDE  
"INIT.AS"
```

This option displays an `Exit Application` confirmation message.

This new filename replaces the `[NONAME#1]` in the title bar.

```
%FILE%
```

- When arguments in code are italicized, they are placeholders for values to be entered by the user:

```
<n>  
<argument>
```

- In code, the user's entry is underlined. This underlining does not actually appear onscreen.

A typical example looks like this:

```
>baud 9600                                User's entry
```

```
Change Terminal BR, D-Bug12's response
```

```
Press Return
```

```
>                                D-Bug12 prompt for next entry
```

- Window names and parts of windows are indicated in initial caps, unless the name of the window is capitalized in a unique way:

Memory and Code windows

CASM08W window

WinIDE main window

- For usage in this manual, filenames are not case sensitive. But for consistency, they will always appear in all capital letters:

SETUP.EXE

MAP file



- Buttons, icons, functions, and keyboard keys are indicated in small caps:

Press the ENTER key.

Type CTRL + N or click on the NEW toolbar button.

The RESET function is an input and output.

- Commands are not case sensitive. But for consistency, they will always appear in all capital letters, unless they contain some peculiarity:

INPUTx

UNDO

LOADMAP

- Menu names, options, and tabs, and dialog, edit, text, and lists boxes are indicated in Times bold:

Do this by checking the **Main File** option in the **Environment Settings** dialog's **General Options** tab.

Open the **Open File** dialog.

Select the filename in the **File Name** list, and use the filename in the **Main filename** edit box.

## 1.9 Customer Support

To obtain information about technical support or ordering parts, call the Motorola help desk at 800-521-6274.



## Section 2. Configuration and Setup

### 2.1 Contents

2.2	Unpacking and Preparation . . . . .	27
2.3	EVB Configuration . . . . .	28
2.4	EVB to Power Supply Connection . . . . .	29
2.5	EVB to Terminal Connection . . . . .	29
2.6	Terminal Communications Setup . . . . .	31
2.6.1	Communication Parameters . . . . .	31
2.6.2	Dumb-Terminal Setup . . . . .	31
2.6.3	Host-Computer Setup . . . . .	31
2.6.4	Changing the Baud Rate . . . . .	32
2.7	Using Fast External RAM. . . . .	32
2.7.1	Selecting and Replacing the RAM Chips . . . . .	32
2.7.2	Reprogramming the RAM Chip Select . . . . .	33

### 2.2 Unpacking and Preparation

Before beginning configuration and setup of the EVB:

1. Verify that these items are present in the EVB package:
  - M68HC12A4EVB board assembly
  - Warranty and registration cards
  - EVB schematic diagram and parts list
  - *M68HC12A4EVB User's Manual*
  - *MC68HC812A4 Technical Summary*
  - *CPU12 Reference Manual*

- *MC68HC12 Family Brochure*
  - *Using D-Bug12 Callable Routines*
  - Demo software
  - Assembly language development toolset
2. Remove the EVB from its anti-static shipping bag.
  3. Carefully remove the protective case and conductive foam that cover the MCU and its socket during shipment.
  4. Save all packing materials for storing and shipping the EVB.
  5. Inspect the alignment of the MCU's pins within its socket. If it appears necessary to reseat the MCU:
    - a. Press down on two opposite sides of the MCU socket.
    - b. Gently press the MCU chip into place.
    - c. Release the MCU socket.
  6. Verify that all other socketed parts are correctly seated.

### 2.3 EVB Configuration

Because the EVB has been factory-configured to operate with D-Bug12, it is not necessary to change any of the jumper settings to begin operating immediately.

Only one jumper (header W20) should be changed during the course of factory-default EVB operation with D-Bug12:

- Pins 2 and 3 jumpered (default) — Normal execution mode. D-Bug12 is executed from external EPROM upon reset. The D-Bug12 prompt appears immediately on the terminal display.
- Pins 1 and 2 jumpered — Alternate execution mode. User code is executed from on-chip EEPROM upon reset. For more information, refer to [3.7 Alternate Execution from EEPROM](#).

Other jumper settings affect the hardware setup and/or MCU operational modes. For an overview of all jumper-selectable functions, refer to [1.3 General Description and Features](#). For details of the settings, see [Table 4-1. Jumper-Selectable Functions](#).


## 2.4 EVB to Power Supply Connection

The EVB requires a user-provided external power supply. See [Table 1-1. EVB Specifications](#) for the voltage and current specifications. For full details of the EVB's power-input circuitry, refer to [4.4 Power Input Circuitry](#).

Although fuse protection is built into the EVB, a power supply with current-limiting capability is desirable. If this feature is available on the power supply, set it to 200 mA.

Connect the external power supply to connector J6 on the EVB as shown in [Figure 2-1](#), using 20 AWG or smaller insulated wire. Strip each wire's insulation 1/4 inch from the end, lift the J6 contact lever to release tension on the contact, insert the bare end of the wire into J6, and close the lever to secure the wire. Observe the polarity carefully.

**CAUTION:** *Do not use wire larger than 20 AWG in connector J6. Larger wire could damage the connector.*



**Figure 2-1. EVB Power Connector J6**

## 2.5 EVB to Terminal Connection

For factory-default operation, connect the terminal to J3 or J4 on the EVB, as shown in [Table 2-1](#). This setup uses the MCU's SCI port 0 (SCI0) and its associated RS-232C interface for communications with the terminal device.

To use SCI1 and the second RS-232C interface for the terminal, the EVB's hardware setup must be modified. For details, refer to [4.5 Terminal Interface](#).

Standard, commercially available cables may be used in most cases. Note that the EVB uses only three of the RS-232C signals. [Table 2-1](#) lists these signals and their pin assignments.

The EVB's RS-232C connectors, J2 (default) and J3 (unpopulated footprint), are wired as data circuit-terminating equipment (DCE) and employ 9-pin subminiature D (DB-9) receptacles. The equivalent 3-pin headers, J1 and J4, serve the same purposes and may be used for customized cabling.

Most terminal devices — whether dumb terminals or the serial ports on host computers — are wired as data terminal equipment (DTE) and employ 9- or 25-pin subminiature D (DB-9 or DB-25) plugs. In these cases, normal straight-through cabling is used between the EVB and the terminal. Adapters are readily available for connecting 9-pin cables to 25-pin terminal connectors.

If the terminal device is wired as DCE, the RXD and TXD lines must be cross-connected, as shown in [Table 2-1](#). Commercial null modem adapter cables are available for this purpose.

**Table 2-1. RS-232C Interface Cabling**

EVB Pins, Always DCE		DTE Signal	Terminal Pins			
J3 <sup>(1)</sup> / J2 <sup>(2)</sup> DB-9 Receptacle	J4 <sup>(1)</sup> / J1 <sup>(2)</sup> 3-Pin Header		DTE <sup>(3)</sup> Plug		DCE <sup>(4)</sup> Receptacle	
			DB-9	DB-25	DB-9	DB-25
2	2	Receive data (RXD)	2	2	3	3
3	3	Transmit data (TXD)	3	3	2	2
5	1	Ground (GND)	5	7	5	7

<sup>(1)</sup> Factory default. Terminal interface uses SCI0.

<sup>(2)</sup> Optional. Terminal interface uses SCI1. Hardware modifications are required. For details, refer to [4.5 Terminal Interface](#).

<sup>(3)</sup> Normal (DCE-to-DTE) cable connections

<sup>(4)</sup> Null modem (DCE-to-DCE) cable connections

Optionally, the MCU's background debug mode (BDM) interface can serve as the user interface. This setup makes both of the SCI ports available for user applications. Additional hardware and software are required. For more information, refer to the documentation for the background debug development tool being used, such as Motorola's serial debug interface.

**NOTE:** *D-Bug12 does not use the BDM interface.*

## 2.6 Terminal Communications Setup

This section describes how to set up the terminal communications.

### 2.6.1 Communication Parameters

The EVB's serial communications ports use the communication parameters listed in [Table 2-2](#). Of these, only the baud rate can be changed. For instructions on changing it, refer to [2.6.4 Changing the Baud Rate](#).

**Table 2-2. Communication Parameters**

<b>Baud Rate</b>	9600
<b>Data Bits</b>	8
<b>Stop Bits</b>	1
<b>Parity</b>	None

### 2.6.2 Dumb-Terminal Setup

Configuring a dumb terminal for use with the EVB consists of setting its parameters as shown in [Table 2-2](#). Many terminals are configurable with externally accessible switches, but the procedure differs between brands and models. Consult the manufacturer's instructions for the terminal being used.

### 2.6.3 Host-Computer Setup

One advantage of using a host computer as the EVB's terminal is the ability to generate code off-board, for subsequent loading into the EVB's memory. It is thus desirable for the host to be capable of running programs such as Motorola's MCUEz assembler. For more information, see [3.8 Off-Board Code Generation](#).

To serve as the EVB's terminal, the host computer must have an RS-232C serial port and an installed communications program capable of operating with the parameters listed in [Table 2-2](#).

Setting up the parameters is normally done within the communications program, after it has been started on the host. Usually, the setup can be saved in a configuration file so that it does not have to be repeated. Because procedures vary between programs, consult the user's guide for the specific program. [Appendix B. Communications Program Examples](#) provides examples of using some of the commonly available communications programs.

### 2.6.4 Changing the Baud Rate

The EVB's default baud rate for the RS-232C ports is 9600. This can be changed in two ways:

- For temporary changes, use the D-Bug12 BAUD command. This change remains in effect only until the next reset or power-up, when the baud rate returns to 9600.
- For permanent changes, the D-Bug12 baud-rate initialization value stored in EPROM must be modified. For instructions, refer to [Appendix D. D-Bug12 Customization Data](#) and [Appendix E. Customizing the EPROMs](#).

## 2.7 Using Fast External RAM

To replace the two factory-supplied SRAM chips with parts capable of operation at the full 16-MHz external clock speed (8-MHz E-clock) with no wait states, two operations are required:

1. Replace the SRAM chips with suitably fast parts. See [2.7.1 Selecting and Replacing the RAM Chips](#).
2. Reprogram the SRAM chip select,  $\overline{\text{CSD}}$ , for zero-wait-state operation. See [2.7.2 Reprogramming the RAM Chip Select](#).

### 2.7.1 Selecting and Replacing the RAM Chips

The replacement 8-Kbyte x 8-bit SRAM devices should have a chip-select access time of less than 60 nanoseconds. An example of a device that has been used successfully is the Integrated Device Technologies part number IDT7164L25P (8 Kbytes x 8 bits, 25 ns).

When installing the replacement SRAM devices, make sure that their pins align with the rightmost ends of sockets U4 and U6A, as viewed in [Figure 1-1. EVB Layout and Component Placement](#).



## 2.7.2 Reprogramming the RAM Chip Select

Either of two methods may be used to reprogram the RAM chip select,  $\overline{\text{CSD}}$ , to eliminate the wait state.

**NOTE:** *Before attempting either of the following methods, ensure that the EVB is operating properly by following the startup instructions in [3.2 Startup](#).*

**Method A** — Modifying the CSSTR0 register in memory (temporary)

This method may be used without altering the D-Bug12 startup code in EPROM. However, it *must be repeated* each time the EVB is powered up or reset.

Using D-Bug12's MM (MEMORY MODIFY) command, change the value at memory location \$003E from \$05 to \$04.

**Method B** — Modifying the D-Bug12 startup code in EPROM (permanent)

This method is accomplished by reprogramming a single byte in the factory-supplied, one-time-programmable (OTP) EPROM, U7. An EPROM programmer is required.

**NOTE:** *Method B does not work in reverse. If U7 has already been reprogrammed using this technique, it cannot be restored to its original state.*

*If the EPROMs are to be customized in some other way — for example, to add a user program or to modify another aspect of D-Bug12 — the change to register CSSTR0 can be made in the startup source code. For more information, refer to [Appendix C. D-Bug12 Startup Code](#) and [Appendix E. Customizing the EPROMs](#).*

To permanently reprogram U7 for zero RAM wait states, follow these steps:

1. Remove power from the EVB.
2. Being careful not to bend any pins, remove U7 from its socket on the EVB and install it in the appropriate socket on the EPROM programmer.
3. Following the instructions and using the software for the EPROM programmer, perform the steps in procedure 1 or procedure 2, as described here.

Some EPROM programmers do not have an editable RAM buffer capable of holding the entire contents of U7. Instead, they program EPROMs directly from the contents of a disk file.

If the programmer being used has an editable RAM buffer large enough to hold the contents of U7, use procedure 1. Otherwise, to reprogram U7 from a disk file, use procedure 2.

### Procedure 1

1. Select the Atmel Corporation's device type AT27LV256R.
2. Read the contents of U7 into the EPROM programmer's editable RAM buffer.
3. Before modifying U7, save a copy of its contents to a disk file for backup purposes.
4. Change the contents of the programmer's editable RAM buffer at location \$7ED6 from \$05 to \$04.
5. Reprogram U7 with the edited contents of the programmer's RAM buffer.
6. Reinstall U7 in its socket on the EVB. Be sure that its pins align with the rightmost end of its socket, as viewed in [Figure 1-1. EVB Layout and Component Placement](#).
7. Apply power to the EVB and press S1, the reset switch. The D-Bug12 prompt should appear on the terminal display.
8. Ensure that the modification was performed properly by using D-Bug12's MD command to examine the CSSTR0 register at memory location \$003E. It should contain the value \$04.

**Procedure 2**

1. Create a text file containing these two lines:  
    S1047E6D040C  
    S9030000FC
2. Select the Atmel Corporation's device type AT27LV256R.
3. Before modifying U7, save a copy of its contents to a disk file for backup purposes.
4. Reprogram U7 with the contents of the text file created in step 1.
5. Reinstall U7 in its socket on the EVB. Be sure that its pins align with the rightmost end of its socket, as viewed in **Figure 1-1. EVB Layout and Component Placement**.
6. Apply power to the EVB and press S1, the reset switch. The D-Bug12 prompt should appear on the terminal display.
7. Ensure that the modification was performed properly by using D-Bug12's MD (MEMORY DISPLAY) command to examine the CSSTR0 register at memory location \$003E. It should contain the value \$04.



## Section 3. Operation

### 3.1 Contents

3.2	Startup .....	38
3.3	Reset .....	39
3.4	Program Abort .....	40
3.5	Using D-Bug12 Commands .....	40
3.6	D-Bug12 Command Set .....	43
	ASM	Assemble Instructions .....
	BAUD	Set Baud Rate .....
	BF	Block Fill .....
	BR	Breakpoint Set .....
	BULK	Bulk Erase On-Chip EEPROM .....
	CALL	Call Subroutine .....
	G	Go Execute a User Program .....
	GT	Go Till .....
	HELP	Onscreen Help Summary .....
	LOAD	Load S-Record File .....
	MD	Memory Display .....
	MDW	Display Memory as 16-Bit Word .....
	MM	Memory Modify .....
	MMW	Modify Memory in 16-Bit Word .....
	MOVE	Move Memory Block .....
	NOBR	Remove Breakpoints .....
	RD	Register Display .....
	RM	Register Modify .....
	T	Trace .....
	UPLOAD	Display Memory in S-Record Format .....
	VERF	Verify S-Record File Against Memory .....
	<RegisterName>	Modify Register Value .....

3.7	Alternate Execution from EEPROM .....	72
3.8	Off-Board Code Generation .....	73
3.9	Memory Usage .....	73
3.9.1	Description .....	73
3.9.2	Memory Map .....	74
3.10	Operational Limitations .....	75
3.10.1	On-Chip RAM .....	75
3.10.2	SCI Port Usage .....	75
3.10.3	Dedicated MCU Pins .....	75
3.10.4	Terminal Communications .....	76

## 3.2 Startup

The following startup procedure includes a checklist of configuration and setup items from **Section 2. Configuration and Setup**. To begin operating the M68HC12A4EVB, follow these steps:

1. Configure the EVB if required. See **2.3 EVB Configuration**.
2. Determine whether execution should begin with the D-Bug12 monitor program (factory default) or with user code in on-chip EEPROM. Set the jumper on header W20 accordingly. See **2.3 EVB Configuration** and **3.7 Alternate Execution from EEPROM**.
3. Connect the EVB to the external power supply. See **2.4 EVB to Power Supply Connection**.
4. Connect the EVB to the terminal. See **2.5 EVB to Terminal Connection**.
5. Configure the terminal communications interface. See **2.6 Terminal Communications Setup**.
6. Apply power to the EVB and to the terminal. If the terminal is a host computer:
  - a. Verify that it has booted correctly.
  - b. Start the communications program for terminal emulation. See **2.6.3 Host-Computer Setup** and **Appendix B. Communications Program Examples**.
7. Reset the EVB by pressing and releasing the on-board reset switch (S1).

If the EVB is configured to execute D-Bug12 upon reset (factory default — startup step 2), the D-Bug12 sign-on banner and prompt should appear on the terminal's display like this:

```
D-Bug12 v1.0.2
Copyright 1995 - 1996 Motorola Semiconductor
For Commands type "Help"
>
```

If the prompt does not appear, check all connections and verify that startup steps 1 through 7 have been performed correctly.

When the prompt appears, D-Bug12 is ready to accept commands from the terminal as described in [3.5 Using D-Bug12 Commands](#) and [3.6 D-Bug12 Command Set](#).

If the EVB is configured to execute user code upon reset (startup step 2), the code in on-chip EEPROM is executed immediately. For more information, refer to [3.7 Alternate Execution from EEPROM](#).

Control can be returned to the D-Bug12 terminal prompt by doing one of these:

1. Terminating the user code with appropriate instructions; see [3.7 Alternate Execution from EEPROM](#)
2. Activating the program-abort function; see [3.4 Program Abort](#)

### 3.3 Reset

EVB operation can be restarted at any time by activating the hardware reset function. Do this in one of two ways:

1. Press and release the on-board reset switch, S1 (always applicable).
2. If the hardware reset input has been customized in the prototype area, activate it in accordance with the custom circuitry.

Note that the EVB's reset circuitry is associated with the low-voltage inhibit (LVI) protection. For more information, refer to [4.10 Reset](#) and [4.11 Low-Voltage Inhibit \(LVI\)](#).

## 3.4 Program Abort

During software development, bugs in the code can cause a program to get stuck in an endless loop, thereby preventing proper response (for example, a crash). In these situations, use the EVB's program-abort function to return control of execution to D-Bug12, which then displays the register contents at the point where the user program was terminated.

Activating the program-abort function asserts the MCU's  $\overline{\text{XIRQ}}$  hardware interrupt line. There are restrictions on its use under certain circumstances; refer to [3.10 Operational Limitations](#).

Activate the program-abort function by doing one of these:

- Press and release the on-board program-abort switch, S2.
- If the program-abort input has been customized in the prototype area, activate it in accordance with the custom circuitry.

**NOTE:** *If the EVB is configured to begin execution from on-chip EEPROM, D-Bug12 jumps to the starting EEPROM address before performing all of its initialization and is thus not operable. Do not activate the program-abort function under these conditions. Instead, move the jumper on header W20 to pins 2 and 3 and activate the reset function to return control to D-Bug12.*

## 3.5 Using D-Bug12 Commands

D-Bug12, the EVB's firmware-resident monitor program, provides a self-contained operating environment that allows writing, evaluation, and debugging of user programs.

Commands are typed on the terminal's D-Bug12 prompt line and executed when the carriage-return (ENTER) key is pressed. D-Bug12 then displays either the appropriate response to the command or an error indication.



The D-Bug12 command-line prompt is the greater than sign (>). Type the command and any other required or optional fields immediately after the prompt, like this:

**Command-Line Syntax:**      *<command>*    [*<parameter>*]    . . . [*<parameter>*] ENTER

Where:

*<command>*      is the command mnemonic.

*<parameter>*    is an expression or address.

ENTER            is the terminal keyboard's carriage-return or ENTER key.

- The command-line syntax is illustrated using the following special characters for clarification. Do not type these characters on the command line:

< >              required syntactical element

[ ]                optional field

. . . [ ]           repeated optional fields

- Fields are separated by any number of space characters.
- All numeric fields, unless noted otherwise, are interpreted as hexadecimal.
- Command-line entries are case-insensitive and may be typed using any combination of upper- and lower-case letters.
- A maximum of 80 characters, including the terminating carriage return, may be entered on the command line. After the 80th character, D-Bug12 automatically terminates the command-line entry and processes the characters entered to that point.
- Before the ENTER key is pressed, the command line may be edited using the BACKSPACE key. Receiving the backspace character causes D-Bug12 to delete the previously received character from its input buffer and erase the character from the display.

**Table 3-1** summarizes the D-Bug12 commands. For detailed descriptions of each command, refer to **3.6 D-Bug12 Command Set**.

**Table 3-1. D-Bug12 Command-Set Summary**

Command	Description
ASM <address>	Single-line assembler/disassembler
BAUD <BAUDRate>	Set the SCI communications baud rate
BF <StartAddress><EndAddress> [ <Data> ]	Block Fill user memory with data
BR [ <Address><Address>... ]	Set/display user breakpoints
BULK	Bulk erase on-chip EEPROM
CALL [ <Address> ]	Execute a user subroutine; return to D-Bug12 when finished
G [ <Address> ]	Go — Begin execution of user program
GT <Address>	Go Till — Set a temporary breakpoint and begin execution of user program
HELP	Display D-Bug12 command set and command syntax
LOAD [ <AddressOffset> ]	Load user program in S-record format*
MD <StartAddress> [ <EndAddress> ]	Memory Display — Display memory contents in hex bytes/ASCII format
MDW <StartAddress> [ <EndAddress> ]	Display Memory as 16-Bit Word — Display memory contents in hex words/ASCII format
MM <Address> [ <data> ]	Memory Modify — Interactively examine/change memory contents
MMW <address> [ <data> ]	Modify 16-Bit Memory Word — Interactively examine/change memory contents
MOVE <StartAddress> <EndAddress> <DestAddress>	Move a block of memory
NOBR [ <Address> <Address>... ]	Remove individual user breakpoints
RD	Register Display — Display the CPU register contents
RM	Register Modify — Interactively examine/change CPU register contents
T [ <Count> ]	Trace — Execute an instruction, disassemble it, and display the CPU registers
UPLOAD <StartAddress> <EndAddress>	Display memory contents in S-record format*
VERF [ <AddressOffset> ]	Verify memory contents against S-record data
<RegisterName> <RegisterValue>	Set CPU <RegisterName> to <RegisterValue>

\* Refer to [Appendix A. S-Record Format](#) for S-record information.

## 3.6 D-Bug12 Command Set

In the following command descriptions, the examples represent what is seen on the terminal display.

**NOTE:** *For clarity, the user's entry is underlined. This underlining does not actually appear onscreen.*

A typical example looks like this:

> <u>baud 9600</u>	User's entry.
Change Terminal BR, Press Return	D-Bug12 response.
>	D-Bug12 prompt for next entry.

## ASM

## Assemble Instructions

---

**Syntax:**           ASM   <Address>

Where:

          <Address>           is a 16-bit hexadecimal number.

The assembler/disassembler is an interactive memory editor that allows memory contents to be viewed and altered using assembly language mnemonics. Each entered source line is translated into object code and placed into memory at the time of entry. When displaying memory contents, each instruction is disassembled into its source mnemonic form and displayed along with the hexadecimal object code and any instruction operands.

Assembler mnemonics and operands may be entered in any mix of upper- and lower-case letters. Any number of spaces may appear between the assembler prompt and the instruction mnemonic or between the instruction mnemonic and the operand. Numeric values appearing in the operand field are interpreted as *signed* decimal numbers. Placing a \$ in front of any number will cause the number to be interpreted as a hexadecimal number.

When an instruction is disassembled and displayed, the D-Bug12 prompt is displayed following the disassembled instruction. If a carriage return is the first non-space character entered following the prompt, the next instruction in memory is disassembled and displayed on the next line.

If a CPU12 instruction is entered following the prompt, the entered instruction is assembled and placed into memory. The line containing the new entry is erased and the new instruction is disassembled and displayed on the same line. The next instruction location is then disassembled and displayed on the screen.

The instruction mnemonics and operand formats accepted by the assembler follows the syntax as described in the *CPU12 Reference Manual*, Motorola document order number CPU12RM/AD.

## Assemble Instructions (Continued)

## ASM

A number of M68HC11 instruction mnemonics appear in the *CPU12 Reference Manual* that do not have directly equivalent CPU12 instructions. These mnemonics, listed in [Table 3-2](#), are translated into functionally equivalent CPU12 instructions. To aid the current M68HC11 users who may desire to continue using the M68HC11 mnemonics, the disassembler portion of the assembler/disassembler recognizes the functionally equivalent CPU12 instructions and disassembles those instructions into the equivalent M68HC11 mnemonics.

When entering branch instructions, the number placed in the operand field should be the absolute destination address of the instruction. The assembler calculates the two's-complement offset of the branch and places the offset in memory with the instruction.

The assembly/disassembly process may be terminated by entering a period (.) as the first non-space character following the assembler prompt.

**Table 3-2. M68HC11 to CPU12 Instruction Translation**

M68HC11 Mnemonic	CPU12 Instruction	M68HC11 Mnemonic	CPU12 Instruction
CLC	ANCC # \$FE	INS	LEAS 1, S
CLI	ANCC # \$EF	TAP	TFR A, CC
CLV	ANCC # \$FD	TPA	TFR CC, A
SEC	ORCC # \$01	TSX	TFR S, X
SEI	ORCC # \$10	TSY	TFR S, Y
SEV	ORCC # \$02	XGDX	EXG D, X
ABX	LEAX B, X	XGDY	EXG D, Y
ABY	LEAY B, Y	SEX R <sub>8</sub> , R <sub>16</sub>	TFR R <sub>8</sub> , R <sub>16</sub>
DES	LEAS -1, S		

**Restrictions:** None

## ASM

## Assemble Instructions (Continued)

### Example:

>ASM 800

```
0800 CC1000          LDD      #$1000
0803 1803123401FE    MOVW     #$1234,$01FE
0809 0EF9800001F1    BRSET    -32768,PC,$01,$0700
080F 18FF            TRAP      $FF
0811 183FE3          ETBL      <Illegal Addr Mode>
>_
>
```

### Assembly Operand Format:

This section describes the operand format used by the assembler when assembling CPU12 instructions. The operand format accepted by the assembler is described separately in the *CPU12 Reference Manual*. Rather than describe the numeric format accepted for each instruction, some general rules are used. Exceptions and complicated operand formats are described separately.

In general, anywhere the assembler expects a numeric value in the operand field, either a decimal or hexadecimal value may be entered. Decimal numbers are entered as signed constants having a range of -32,768 to 65,535. A leading minus sign (-) indicates negative numbers; the absence of a leading minus sign indicates a positive number. A leading plus sign (+) is not allowed.

Hexadecimal numbers must be entered with a leading dollar sign (\$) followed by one to four hexadecimal digits. The default number base is decimal.

For all branching instructions (Bcc, LBcc, BRSET, BRCLR, DBEQ, DBNE, IBEQ, IBNE, TBEQ, and TBNE), the number entered as the branch address portion of the operand field is the absolute address of the branch destination. The assembler calculates the two's-complement offset to be placed in the assembled object code.

### Disassembly Operand Format:

The operand format used by the disassembler is described separately in the *CPU12 Reference Manual*. Rather than describing the numeric format used for each instruction, some general rules are applied. Exceptions and complicated operand formats are described separately.

All numeric values disassembled as hexadecimal numbers are preceded by a dollar sign (\$) to avoid being confused with values disassembled as signed decimal numbers.

## Assemble Instructions (Continued)

## ASM

---

For all branching instructions (Bcc, LBcc, BRSET, BRCLR, DBEQ, DBNE, IBEQ, IBNE, TBEQ, TBNE), the numeric value of the address portion of the operand field is displayed as the hexadecimal absolute address of the branch destination.

All offsets used with indexed addressing modes are disassembled as signed decimal numbers.

All addresses, whether direct or extended, are disassembled as 4-digit hexadecimal numbers.

All 8-bit mask values (BRSET/BRCLR/ANDCC/ORCC) are disassembled as 2-digit hexadecimal numbers.

All 8-bit immediate values are disassembled as hexadecimal numbers.

All 16-bit immediate values are disassembled as hexadecimal numbers.

## BAUD

## Set Baud Rate

**Syntax:**           BAUD   <BAUDRate>

Where:

          <BAUDRate>           is an unsigned 16-bit decimal number.

The BAUD command is used to change the communications rate of the SCI used by D-Bug12 for the terminal interface.

**Restrictions:**   Because the <BAUDRate> parameter supplied on the command line is a 16-bit unsigned integer, baud rates greater than 65,535 baud cannot be set using this command. The SCI baud rate divider value for the requested baud rate is calculated using the M clock value supplied in the customization data area. Because the SCI baud rate divider is a 13-bit counter, certain baud rates may not be supported at particular M clock frequencies. If the value calculated for the SCI's baud rate divider is equal to 0 or greater than 8191, command execution is terminated and the communications baud rate is not changed.

**Example:**           >BAUD 50  
                      Invalid BAUD Rate  
  
                      >BAUD 38400  
                      Change Terminal BR, Press Return  
  
                      >



## Block Fill

## BF

**Syntax:** BF <StartAddress> <EndAddress> [ <Data> ]

Where:

<StartAddress> is a 16-bit hexadecimal number.

<EndAddress> is a 16-bit hexadecimal number.

<Data> is an 8-bit hexadecimal number.

The BLOCK FILL command is used to place a single 8-bit value into a range of memory locations. <StartAddress> is the first memory location written with <data> and <EndAddress> is the last memory location written with <data>. If the <data> parameter is omitted, the memory range is filled with the value \$00.

**Restrictions:** None

**Example:**

```
>BF 6400 6fff 0
>BF 6f00 6fff 55
>
```

## BR

## Breakpoint Set

**Syntax:** BR [ <Address> <Address> ... ]

Where:

<Address> is an optional 16-bit hexadecimal number.

The BR command is used to set a software breakpoint at a specified address or to display any previously set breakpoints. The function of a breakpoint is to halt user program execution when the program reaches the breakpoint address.

When a breakpoint address is encountered, D-Bug12 disassembles the instruction at the breakpoint address, prints the CPU12's register contents, and waits for a D-Bug12 command to be entered by the user.

Breakpoints are set by typing the breakpoint command followed by one or more breakpoint addresses. Entering the breakpoint command without any breakpoint addresses will display all the currently set breakpoints.

**Restrictions:** D-Bug12 implements the breakpoint function by replacing the instruction opcode at the breakpoint address in the user's program with an SWI instruction. For this reason, a breakpoint may not be set on a user SWI instruction. Breakpoints may only be set at an opcode address, and breakpoints may only be placed at memory addresses in modifiable memory.

Even though D-Bug12 supports a maximum of 10 user-defined breakpoints, a maximum of nine breakpoints may be set on the command line at one time. This restriction is due to the limitation of the command line processor, which allows a maximum of 10 command line arguments including the command string.

**Example:**

```
>BR 35ec 2f80 c592
Breakpoints: 35EC 2F80 C592

>BR
Breakpoints: 35EC 2F80 C592

>
```

## Bulk Erase On-Chip EEPROM

## BULK

---

**Syntax:** BULK

The BULK command is used to erase the entire contents of the on-chip EEPROM in a single operation. After the bulk erase operation has been performed, each on-chip EEPROM location is checked for an erased condition.

**Restrictions:** None

**Example:** >BULK  
>

## CALL

## Call Subroutine

**Syntax:** CALL [ <Address> ]

Where:

<Address> is an optional 16-bit hexadecimal number.

The CALL command is used to execute a subroutine and return to the D-Bug12 monitor program when the final RTS of the subroutine is executed. When control is returned to D-Bug12, the CPU register contents are displayed. All CPU registers contain the values at the time the final RTS instruction was executed, with the exception of the program counter (PC). The PC contains the starting address of the subroutine. If a subroutine address is not supplied on the command line, the current value of the PC is used as the starting address.

**NOTE:** *No user breakpoints are placed in memory before execution is transferred to user code.*

**Restrictions:** If the called subroutine modifies the value of the stack pointer during its execution, it must restore the stack pointer's original value before executing the final RTS of the called subroutine. This restriction is required because a return address is placed on the user's stack that returns to D-Bug12 when the final RTS of the subroutine is executed. Obviously, any subroutine must obey this restriction to execute properly.

**Example:**

>CALL 820

Subroutine Call Returned

PC	SP	X	Y	D = A:B	CCR = SXHI	NZVC
0820	0A00	057C	0000	0F:F9	1001	0000
>						

## Go Execute a User Program

**G**

**Syntax:**           G   [ <Address> ]

Where:

<Address>           is an optional 16-bit hexadecimal number.

The G command is used to begin the execution of user code in real time. Before beginning execution of user code, any breakpoints that were set with the BR command are placed in memory. Execution of the user program continues until a user breakpoint is encountered, a CPU exception occurs, or the EVB's reset or program-abort switch is pressed.

When user code halts for any of these reasons (except reset, which wipes the slate clean) and control is returned to D-Bug12, a message is displayed explaining the reason for user program termination. In addition, D-Bug12 disassembles the instruction at the current program counter (PC) address, prints the CPU12's register contents, and waits for the next D-Bug12 command to be entered by the user.

If a starting address is not supplied in the command line parameter, program execution will begin at the address defined by the current value of the PC.

**Restrictions:**   None

**Example:**

```
>G 800
User Breakpoint Encountered
  PC      SP      X      Y      D = A:B      CCR = SXHI  NZVC
0820  09FE  057C  0000      00:00      1001  0100
0820  08                INX
>
```

## GT

## Go Till

**Syntax:** GT <Address>

Where:

<Address> is a 16-bit hexadecimal number.

The GT command is similar to the G command except that a temporary breakpoint is placed at the address supplied on the command line. Any breakpoints that were set by the use of the BR command are not placed in the user code before program execution begins. Program execution begins at the address defined by the current value of the program counter. When user code reaches the temporary breakpoint and control is returned to D-Bug12, a message is displayed explaining the reason for user program termination. In addition, D-Bug12 disassembles the instruction at the current PC address, prints the CPU12's register contents, and waits for a command to be entered by the user.

**Restrictions:** None

**Example:**

```
>GT 820
```

```
Temporary Breakpoint Encountered
```

PC	SP	X	Y	D = A:B	CCR =	SXHI	NZVC
0820	09FE	057C	0000	00:00		1001	0100
0820	08			INX			

```
>
```

## Onscreen Help Summary

## HELP

**Syntax:** HELP

The HELP command is used to display a summary of the D-Bug12 command set. Each command is shown along with its command line format and a brief description of its function.

**Restrictions:** None

**Example:**

```
>HELP
ASM <Address>   Single line assembler/disassembler
               <CR>       Disassemble next instruction
               < . >      Exit assembly/disassembly
BAUD <baudrate> Set communications rate for the terminal
BF <StartAddress> <EndAddress> [<data>] Fill memory with
data
BR [<Address>]   Set/Display user breakpoints
BULK Erase entire on-chip EEPROM contents
CALL [<Address>] Call user subroutine at <Address>
G [<Address>]    Begin/continue execution of user code
GT <Address>    Set temporary breakpoint at <Address> &
execute user code
HELP Display this D-Bug12 command summary
LOAD [<AddressOffset>] Load S-Records into memory
MD <StartAddress> [<EndAddress>] Memory Display Bytes
MDW <StartAddress> [<EndAddress>] Memory Display Words
MM <StartAddress> Modify Memory Bytes
   < CR >       Examine/Modify next location
   < / > or < = > Examine/Modify same location
   < ^ > or < - > Examine/Modify previous location
   < . >       Exit Modify Memory command
MMW <StartAddress> Modify Memory Words (same subcommands
as MM)
MOVE <StartAddress> <EndAddress> <DestAddress> Move a
block of memory
NOBR [<address>] Remove One/All Breakpoint(s)
RD Display all CPU registers
RM Modify CPU Register Contents
T [<count>] Trace <count> Instructions
UPLOAD <StartAddress> <EndAddress> S-Record Memory dis-
play
VERF [<AddressOffset>] Verify S-Records against memory
contents
<Register Name> <Register Value> Set register contents
Register Names: PC, SP, X, Y, A, B, D
CCR Status Bits: S, XM, H, IM, N, Z, V, C
>
```

## LOAD

## Load S-Record File

**Syntax:**           LOAD   [ <AddressOffset> ]  
                      { Send File }

Where:

<AddressOffset> is an optional 16-bit hexadecimal number.

{ Send File } is the host-computer communications program's utility for sending an ASCII (text) file. Refer to [Appendix B. Communications Program Examples](#) for examples.

The LOAD command is used to load S-record object files into memory from an external device. The address offset, if supplied, is added to the load address of each S record before its data bytes are placed in memory. Providing an address offset other than 0 allows object code or data to be loaded into memory at a location other than that for which it was assembled. During the loading process, the S-record data is not echoed to the control console. However, for each 10 S records that are successfully loaded, an ASCII asterisk character (\*) is sent to the control console. When an S-record file has been loaded successfully, control returns to the D-Bug12 prompt.

The LOAD command is terminated when D-Bug12 receives an S9 end of file record. If the object file being loaded does not contain an S9 record, D-Bug12 does not return its prompt and continues to wait for the end of file record. Pressing the reset switch returns D-Bug12 to its command line prompt.

**Restrictions:**   None

**Example:**           > LOAD 1000  
                      \*\*\*\*\*  
                      >



## Memory Display

## MD

**Syntax:** MD <StartAddress> [ <EndAddress> ]

Where:

<StartAddress> is a 16-bit hexadecimal number.

<EndAddress> is an optional 16-bit hexadecimal number.

The MEMORY DISPLAY command displays the contents of memory as both hexadecimal bytes and ASCII characters, 16 bytes on each line. The <StartAddress> parameter must be supplied; the <EndAddress> parameter is optional. When the <EndAddress> parameter is not supplied, a single line is displayed.

The number supplied as the <StartAddress> parameter is rounded down to the next lower multiple of 16, while the number supplied as the <EndAddress> parameter is rounded up to the next higher multiple of 16, minus 1. This causes each line to display memory in the range of \$xxx0 through \$xxxF. For example, if \$205 is entered as the start address and \$217 as the ending address, the actual memory range displayed would be \$200 through \$21F.

**Restrictions:** None

### Example:

```
>MD 800
0800 AA 04 37 6A - 00 06 27 F9 - 35 AE 78 0D - B7 56 78 20 ..7j..''.5.x..Vx

>MD 800 87f
0800 AA 04 37 6A - 00 06 27 F9 - 35 AE 78 0D - B7 56 78 20 ..7j..''.5.x..Vx
0810 B6 36 27 F9 - 35 AE 27 F9 - 35 9E 27 F9 - 35 BE B5 28 .6'.5.'.5.'.5..(
0820 27 F9 35 D6 - 37 B8 00 0F - 37 82 01 0A - 37 36 FF F0 '.5.7...7...76..
0830 7C 10 37 B3 - 00 00 37 B6 - 00 0F AA 04 - A5 02 37 B6 |.7...7.....7.
0840 00 0F 27 78 - 37 6A 00 06 - 27 F9 35 78 - 27 F9 35 56 ..'x7j..''.5x'.5V
0850 78 0D B7 10 - 78 3B 37 86 - 00 DC 27 F9 - 35 48 78 57 x...x;7...''.5HxW
0860 37 86 00 DE - F5 01 EA 09 - 37 B5 0D 0A - 27 F9 36 2A 7.....7...''.6*
0870 A5 00 37 65 - 00 02 27 F9 - 35 E8 37 9C - 37 4C F5 02 ..7e..''.5.7.7L..
>
```

## MDW

## Display Memory as 16-Bit Word

**Syntax:** MDW <StartAddress> [ <EndAddress> ]

Where:

<StartAddress> is a 16-bit hexadecimal number.

<EndAddress> is an optional 16-bit hexadecimal number.

The MDW command displays the contents of memory as hexadecimal words and ASCII characters, 16-bytes on each line. The <StartAddress> parameter must be supplied; the <EndAddress> parameter is optional. When the <EndAddress> parameter is not supplied, a single line is displayed.

The number supplied as the <StartAddress> parameter is rounded down to the next lower multiple of 16, while the number supplied as the <EndAddress> parameter is rounded up to the next higher multiple of 16, minus 1. This causes each line to display memory in the range of \$xxx0 through \$xxxF. For example, if \$205 is entered as the start address and \$217 as the ending address, the actual memory range displayed would be \$200 through \$21F.

**Restrictions:** None

### Example:

```
>MDW 800
0800 AA04 376A - 0006 27F9 - 35AE 780D - B756 7820 ..7j..''.5.x..Vx

>MDW 800 87f
0800 AA04 376A - 0006 27F9 - 35AE 780D - B756 7820 ..7j..''.5.x..Vx
0810 B636 27F9 - 35AE 27F9 - 359E 27F9 - 35BE B528 .6'.5.'.5.'.5..(
0820 27F9 35D6 - 37B8 000F - 3782 010A - 3736 FFF0 '.5.7...7...76..
0830 7C10 37B3 - 0000 37B6 - 000F AA04 - A502 37B6 |.7...7.....7.
0840 000F 2778 - 376A 0006 - 27F9 3578 - 27F9 3556 ..'x7j..''.5x'.5V
0850 780D B710 - 783B 3786 - 00DC 27F9 - 3548 7857 x...x;7...''.5HxW
0860 3786 00DE - F501 EA09 - 37B5 0D0A - 27F9 362A 7.....7...''.6*
0870 A500 3765 - 0002 27F9 - 35E8 379C - 374C F502 ..7e..''.5.7.7L..
>
```

## Memory Modify

## MM

**Syntax:** MM <Address> [ <Data> ]

Where:

<Address> is a 16-bit hexadecimal number.

<Data> is an optional 8-bit hexadecimal number.

The MEMORY MODIFY command allows the contents of memory to be examined and/or modified as 8-bit hexadecimal data. If the 8-bit data parameter is present on the command line, the byte at memory location <Address> is replaced with <Data> and the command is terminated. If not, D-Bug12 enters the interactive memory modify mode. In the interactive mode, each byte is displayed on a separate line following the data's address. Once the MEMORY MODIFY command has been entered, single-character subcommands are used for the modification and verification of memory contents. These subcommands have this format:

[ <Data> ] <CR>	Optionally, update current location and display the next location.
[ <Data> ] </> or <=>	Optionally, update current location and redisplay the current location.
[ <Data> ] <^> or <->	Optionally, update current location and display the previous location.
[ <Data> ] <.>	Optionally, update current location and exit MEMORY MODIFY.

With the exception of the carriage return, the subcommand must be separated from any entered data with at least one space character. If an invalid subcommand character is entered, an appropriate error message is issued and the contents of the current memory location are redisplayed.

**Restrictions:** None

**Example:**

```
>MM 800
0800 00 <CR>
0801 F0 FF
0802 00 ^
0801 FF <CR>
0802 00 <CR>
0803 08 55 /
0803 55 _
>
```

## MMW

## Modify 16-Bit Memory Word

**Syntax:** MMW <Address> [ <Data> ]

Where:

<Address> is a 16-bit hexadecimal number.

<Data> is an optional 16-bit hexadecimal number.

The MMW command allows the contents of memory to be examined and/or modified as 16-bit hexadecimal data. If the 16-bit data parameter is present on the command line, the word at memory location <Address> is replaced with <Data> and the command is terminated. If not, D-Bug12 enters the interactive memory modify mode. In the interactive mode, each word is displayed on a separate line following the data's address. Once the MMW command has been entered, single-character subcommands are used for the modification and verification of memory contents. These subcommands have this format:

[ <Data> ] <CR>	Optionally, update current location and display the next location.
[ <Data> ] </> or <=>	Optionally, update current location and redisplay the current location.
[ <Data> ] <^> or <->	Optionally, update current location and display the previous location.
[ <Data> ] <.>	Optionally, update current location and exit MMW.

With the exception of the carriage return, the subcommand must be separated from any entered data with at least one space character. If an invalid subcommand character is entered, an appropriate error message is issued and the contents of the current memory location are redisplayed.

**Restrictions:** None

**Example:**

```
>MMW 800
0800 00F0 <CR>
0802 0008 AA55 /
0804 843F ^
0802 AA55 <CR>
0804 843F <CR>
0806 C000 .
>
```

## Move Memory Block

## MOVE

**Syntax:**            MOVE   *<StartAddress>*   *<EndAddress>*   *<DestAddress>*

Where:

*<StartAddress>*    is a 16-bit hexadecimal number.

*<EndAddress>*       is a 16-bit hexadecimal number.

*<DestAddress>*      is a 16-bit hexadecimal number.

The MOVE command is used to move a block of memory from one location to another, one byte at a time. The number of bytes moved is one more than the  $\text{<EndAddress> - <StartAddress>}$ . The block of memory beginning at the destination address may overlap the memory block defined by the  $\text{<StartAddress>}$  and  $\text{<EndAddress>}$ .

One of the uses of the MOVE command might be to copy a program from RAM into the on-chip EEPROM memory.

**Restrictions:**    A minimum of one byte may be moved if the  $\text{<StartAddress>}$  is equal to the  $\text{<EndAddress>}$ . The maximum number of bytes that may be moved is  $2^{16} - 1$ .

**Example:**            >MOVE 800 8ff 1000  
                             >

## NOBR

## Remove Breakpoints

**Syntax:** NOBR [*<Address>* *<Address>* ...]

Where:

*<Address>* is an optional 16-bit hexadecimal number.

The NOBR command can be used to remove one or more previously entered breakpoints. If the NOBR command is entered without any arguments, all user breakpoints are removed from the breakpoint table.

**Restrictions:** None

**Example:**

```
>BR 800 810 820 830
Breakpoints: 0800 0810 0820 0830

>NOBR 810 820
Breakpoints: 0800 0830

>NOBR
All Breakpoints Removed

>
```

## Register Display

**RD**

**Syntax:** RD

The REGISTER DISPLAY command is used to display the CPU12's registers.

**Restrictions:** None

**Example:**

```
>RD
PC      SP      X      Y      D = A:B    CCR = SXHI NZVC
0206    03FF    1000    3700      27:FF      1001 0001
>
```

## RM

## Register Modify

**Syntax:** RM

The REGISTER MODIFY command is used to examine and/or modify the contents of the CPU12's registers in an interactive manner. As each register and its contents is displayed, D-Bug12 allows the user to enter a new value for the register in hexadecimal. If modification of the displayed register is not desired, entering a carriage return will cause the next CPU12 register and its contents to be displayed on the next line. When the last of the CPU12's registers has been examined and/or modified, the RM command displays the first register, giving the user an opportunity to make additional modifications to the CPU12's register contents.

Typing a period (.) as the first non-space character on the line will exit the interactive mode of the register modify command and return to the D-Bug12 prompt.

The registers are displayed in this order, one register per line: PC, SP, X, Y, A, B, and CCR.

**Restrictions:** None

**Example:**

```
>RM
PC=0206 200
SP=03FF <CR>
X=1000 1004
Y=3700 <CR>
A=27 <CR>
B=FF <CR>
CCR=D0 D1
PC=0200 .
>
```



## Trace

**T**

**Syntax:** T [*Count*]

Where:

*<Count>* is an optional 8-bit decimal number in the range 1 to 255.

The TRACE command is used to execute one or more user program instructions beginning at the current program counter (PC) location. As each program instruction is executed, the CPU12's register contents are displayed and the *next* instruction to be executed is displayed. A single instruction may be executed by entering the TRACE command immediately followed by a carriage return.

**Restrictions:** Because of the method used to execute a single instruction, branch instructions (Bcc, LBcc, BRSET, BRCLR, DBEQ/NE, IBEQ/NE, and TBEQ/NE) that contain an offset that branches back to the instruction opcode do not execute. The terminal appears to become stuck at the branch instruction and does not execute the instruction even if the condition for the branch instruction is satisfied. This limitation can be overcome by using the GT (GO TILL) command to set a temporary breakpoint at the instruction following the branch instruction.

When the CPU12 is not operating in background debug mode, there is no specialized hardware available to execute a single instruction. The TRACE command makes use of temporary software breakpoints as a means to control CPU execution. For this reason, only instructions that reside in alterable memory may be executed with the TRACE command.

## T

## Trace (Continued)

**Example:**

>T

PC	SP	X	Y	D=A:B	CCR=	SXHI	NZVC
0803	09FE	057C	0000	10:00		1001	0000
0803	830001		SUBD	#\$0001			
>T 3							

PC	SP	X	Y	D=A:B	CCR=	SXHI	NZVC
0806	09FE	057C	0000	0F:FF		1001	0000
0806	26FB		BNE	\$0803			

PC	SP	X	Y	D=A:B	CCR=	SXHI	NZVC
0803	09FE	057C	0000	0F:FF		1001	0000
0803	830001		SUBD	#\$0001			

PC	SP	X	Y	D=A:B	CCR=	SXHI	NZVC
0806	09FE	057C	0000	0F:FE		1001	0000
0806	26FB		BNE	\$0803			
>							

## Display Memory in S-Record Format

## UPLOAD

**Syntax:**            `UPLOAD   <StartAddress>   <EndAddress>`

Where:

`<StartAddress>`    is a 16-bit hexadecimal number.

`<EndAddress>`       is a 16-bit hexadecimal number.

The UPLOAD command is used to display the contents of memory in Motorola S-record format. In addition to displaying the specified range of memory, the UPLOAD command also outputs an S9 end-of-file record. The output of this command may be captured by the user's terminal program and saved to a disk file.

**Restrictions:**    None

### Example:

```
>upload 400 5ff
S123040000F0000843FC0000F50F379F37BF43FCF50F27FA757F177AFA047504177AFA21C5
S123042037B500FF37FAFB0437B5400037FAFB061735FB0037B500C137FAFA003715379C01
S1230440F50F379D37BC012C37BD400085009A003C023D02377C0140B6EE7A0F400037B583
S1230460000337FAFA4C37FAFA5037FAFA5437B5502037FAFA4E37B5302037FAFA5237B58A
S1230480682037FAFA5637BD014037BC000095008A003C023D02377D0172B6EE37BD017259
S12304A037BC020095008A003C023D02377D018EB6EE27F937B0F50F379C37BC00CE27F901
S12304C000FC27F9104C27F90E68378000BE0A0D442D42756731362056312E3033202D20E3
S12304E04465627567204D6F6E69746F7220466F7220546865204D363848433136204661ED
S12305006D696C790A0D2843292031393932204D6F746F726F6C612053656D69636F6E64BD
S12305207563746F7220496E632E000037B5FF0237FAFA4837B578B037FAFA4A7A0F005E52
S1230540000000000000000000020002040208020C0210000000000000000000000002144F
S1230560000000000000000000000000000000000000000000000000000000002187A0F3BAC7A0F3BBC7A0F11E87A0F62
S12305803C727A0F3C847A0F3C967A0F3CA8F50F379C379D379E27FAF50F379F37BF43FCE8
S12305A07501177A4054173540523604361C27F90088B0D637BC01BC360227F70A0D3E00A9
S12305C04500B70427F936BC3C01B0F027F7277537BC400017BC405027F936CC780DB60477
S12305E027F936A0274A27F77803B6FEB03A7808B6162776B7DE3730000127F93686752002
S9030000FC
>
```

### VERF

### Verify S-Record File Against Memory

---

**Syntax:** VERF [ <AddressOffset> ]  
{ Send File }

Where:

<AddressOffset> is an optional 16-bit hexadecimal number.

{ Send File } is the host-computer communications program's utility for sending an ASCII (text) file. Refer to [Appendix B. Communications Program Examples](#).

The VERF command is used to compare the data contained in an S-record object file to the contents of EVB memory. The address offset, if supplied, is added to the load address of each S record before an S record's data bytes are compared to the contents of memory. Providing an address offset other than 0 allows the S record's object code or data to be compared against memory other than that for which the S record was assembled.

During the verification process, an ASCII asterisk character (\*) is sent to the control console for each 10 S records that are successfully verified. When an S-record file has been verified successfully, control returns to the D-Bug12 prompt.

If the contents of EVB memory do not match the corresponding data in the received S records, an error message is displayed and the VERIFY command is terminated. D-Bug12 then returns to its command-line prompt. If the host computer continues to send S records to the EVB, D-Bug12 tries to interpret each S record as a command and issues error message for each S record received.

If the contents of EVB memory match the contents of the received S records, the VERIFY command terminates when D-Bug12 receives an S9 end-of-file record. If the object file being verified does not contain an S9 record, D-Bug12 continues to wait for an S9 record without returning to the command-line prompt. Pressing the reset switch, S1, returns D-Bug12 to its command-line prompt.

## Verify S-Record File Against Memory (Continued)

---

**VERF**

**Restrictions:**   None

**Example:**           >VERF 1000  
                         \*\*\*\*\*  
                         >

## <RegisterName>

## Modify Register Value

**Syntax:**            <RegisterName>   <RegisterValue>

Where:

<RegisterName>    is one of the CPU12 registers listed in [Table 3-3](#).

<RegisterValue>   is an 8- or 16-bit hexadecimal number.

**Table 3-3. CPU12 Registers**

Register Name	Description	Legal Range
PC	Program counter	\$0 to \$FFFF
SP	Stack pointer	\$0 to \$FFFF
X	X-index register	\$0 to \$FFFF
Y	Y-index register	\$0 to \$FFFF
A	A accumulator	\$0 to \$FF
B	B accumulator	\$0 to \$FF
D	D accumulator (A:B)	\$0 to \$FFFF
CCR	Condition code register	\$0 to \$FF

Each of the fields in the condition code register (CCR) may be modified by using the bit names in [Table 3-4](#).

**Table 3-4. Condition Code Register Bits**

CCR Bit Name	Description	Legal Values
S	STOP enable	0 or 1
H	Half carry	0 or 1
N	Negative flag	0 or 1
Z	Zero flag	0 or 1
V	Two's complement overflow flag	0 or 1
C	Carry flag	0 or 1
IM	IRQ interrupt mask	0 or 1
XM	XIRQ interrupt mask	0 or 1

## Modify Register Value (Continued)

<RegisterName>

This set of “commands” uses a CPU12 register name as the command name to allow changing the register’s contents. Each register name or CCR bit name is entered on the command line followed by a space, then followed by the new register or bit contents. After successful alteration of a CPU register or CCR bit, the entire CPU register set is displayed.

**Restrictions:** None

**Example:**

>PC 700e

PC	SP	X	Y	D=A:B	CCR= SXHI	NZVC
700E	0A00	7315	7D62	47:44	1001	0000

>X 1000

PC	SP	X	Y	D=A:B	CCR= SXHI	NZVC
700E	0A00	1000	7D62	47:44	1001	0000

>C 1

PC	SP	X	Y	D=A:B	CCR= SXHI	NZVC
700E	0A00	1000	7D62	47:44	1001	0001

>Z 1

PC	SP	X	Y	D=A:B	CCR= SXHI	NZVC
700E	0A00	1000	7D62	47:44	1001	0101

>D adf7

PC	SP	X	Y	D=A:B	CCR= SXHI	NZVC
700E	0A00	1000	7D62	AD:F7	1001	0101

>

## 3.7 Alternate Execution from EEPROM

In this hardware-configured mode (pins 1 and 2 jumpered on header W20), the EVB begins operation out of reset by executing the user program in on-chip EEPROM starting at address \$1000, as shown in [Table 3-5](#).

This mode is effected using the MCU's PAD0 line, which is broken out in J9 for possible custom use in the prototype area.

Control can be returned to D-Bug12 in two ways:

1. Move the jumper on W20 to pins 2 and 3 and reset the EVB. *Do not activate the program abort function.*

**NOTE:** *If the EVB is configured to begin execution from on-chip EEPROM, D-Bug12 jumps to the starting EEPROM address before performing all of its initialization and is thus not operable. Do not activate the program-abort function under these conditions. Instead, move the jumper on header W20 to pins 2 and 3 and activate the reset function to return control to D-Bug12.*

2. Terminate the user program with code that returns to D-Bug12 after execution has finished.

To return to D-Bug12 after a user program has finished, include these lines as the last instructions to be executed in the program:

```
STACKTOP:    equ    $0c00        ; stack at top of
                                ; on-chip RAM
DEBUG12:     equ    $FD90        ;

                                lds    #STACKTOP
                                jmp    DEBUG12    ; jump to start of
                                                ; D-Bug12 code
```



## 3.8 Off-Board Code Generation

To generate a user program on a host computer and load it into the EVB's memory, follow these steps:

**NOTE:** *For steps 2 and 3, follow the instructions in the MCUEz HC12 Assembler User's Manual, Motorola document order number MCUEZASM12/D.*

1. Set up the EVB system with a host computer as the terminal. See section [2.6.3 Host-Computer Setup](#).
2. In the host computer's native operating mode — for instance, *before* starting the communications program that allows it to serve as the EVB's terminal — write and assemble the program using Motorola's MCUEz assembler.
3. Using the MCUEz assembler's hex utility, generate a Motorola S-record file from the object (.HEX) file. [Appendix A. S-Record Format](#) contains detailed information about the S-record formats.
4. Start the EVB with D-Bug12 as the default operating mode, using the procedure in [3.2 Startup](#).
5. At the D-Bug12 prompt, issue D-Bug12's LOAD command with any parameters. Note that this requires interaction with the terminal communications program's "send file" utility. See [Appendix B. Communications Program Examples](#).

## 3.9 Memory Usage

The EVB's memory usage and requirements are described here and summarized in [Table 3-5](#).

**NOTE:** *This memory mapping applies only to the factory-default memory configuration.*

### 3.9.1 Description

The monitor program, D-Bug12, occupies 24 Kbytes in the two 32-Kbyte EPROMs, U7 and U9A. The remaining 8 Kbytes are available for user programs and utilities, but since this ROM area cannot be directly written,

special techniques are required to take advantage of it. For information on using it, refer to [Appendix E. Customizing the EPROMs](#).

Since the MCU must manage the execution of D-Bug12 and other EVB functions, 512 bytes of on-chip RAM, from \$0A00 to \$0BFF, are required for stack and variable storage. The remaining 512 bytes of on-chip RAM, from \$0800 to \$09FF, are available for variable storage and stack space by user programs.

**NOTE:** *D-Bug12 sets the default value of the user's stack pointer to \$0A00. This is not a mistake. The M68HC12 Family's stack pointer points to the last byte that was pushed onto the stack, rather than to the next available byte on the stack, as the M68HC11 Family does. The M68HC12 Family first decrements its stack pointer, then stores data on the stack. The M68HC11 Family stores data on the stack and then decrements its stack pointer.*

The 16 Kbytes of external RAM, from \$4000 to \$7FFF, are available for user code and data.

## 3.9.2 Memory Map

The information in [Table 3-5](#) describes address ranges and locations.

**Table 3-5. Factory-Configuration Memory Map**

Address Range	Description	Location
\$0000 – \$01FF	CPU registers	On-chip (MCU)
\$0800 – \$09FF \$0A00 – \$0BFF	User code/data Reserved for D-Bug12	1-Kbyte on-chip RAM (MCU)
\$1000 – \$1FFF	User code/data	4-Kbyte on-chip EEPROM (MCU)
\$4000 – \$7FFF	User code/data	16-Kbyte external RAM (U4, U6A)
\$8000 – \$9FFF \$A000 – \$FD7F \$FD80 – \$FDFF \$FE00 – \$FE7F \$FE80 – \$FEFF \$FF00 – \$FF7F \$FF80 – \$FFFF	Available for user programs* D-Bug12 program D-Bug12 startup code* User-accessible functions D-Bug12 customization data* Available for user programs* Reserved for interrupt and reset vectors	32-Kbyte external EPROM (U7, U9A)

\*Code in these areas may be modified by reprogramming the EPROMs. Refer to [Appendix E. Customizing the EPROMs](#).

## 3.10 Operational Limitations

D-Bug12 and other EVB functions require some of the MC68HC812A4's resources for management. For this reason, the EVB cannot provide true emulation of a target system. These limitations are described in the following subsections.

### 3.10.1 On-Chip RAM

D-Bug12 requires 512 bytes of on-chip RAM for stack and variable storage. This usage is shown in [Table 3-5](#).

### 3.10.2 SCI Port Usage

D-Bug12 requires one of the MCU's serial communications interface (SCI) ports for the terminal interface. The SCI port used for this purpose is jumper-selectable (W14), but the one selected is unavailable for other uses.

### 3.10.3 Dedicated MCU Pins

As used on the EVB with D-Bug12, the following MCU lines perform specific functions. If an application requires their use, the EVB hardware and/or operating software must be custom-configured or special precautions must be taken in the application code to avoid conflicts with the D-Bug12 usage.

**PE0/ $\overline{\text{XIRQ}}$**  — Program-abort function (S2). Additionally, there are two software limitations on the program-abort function:

- D-Bug12 enables the hardware  $\overline{\text{XIRQ}}$  interrupt by initializing the XM bit in the condition code register (see [Table 3-4](#)). If this interrupt is subsequently disabled in software, for example with the D-Bug12 RM command, it cannot be directly enabled again.
- If the user code replaces the D-Bug12 interrupt handler with one of its own, the program-abort function is effectively disabled.

**PAD0** — Selects normal or alternate execution mode (W20)

**PAD1** — Selects the SCI port used for the terminal interface (W14)

**PF4/ $\overline{\text{CSD}}$  and PF5/ $\overline{\text{CSP0}}$**  — Dedicated to chip-select usage. Not available for I/O in the default configuration

**Ports A, B, C, D, and G** — Dedicated to address/data bus usage. Not available as I/O ports in the default configuration

### 3.10.4 Terminal Communications

High baud rates occasionally result in dropped characters on the terminal display. This is not the result of a baud rate mismatch, but is due to the host processor being too busy or too slow to process incoming data at the selected baud rate. The D-Bug12 MD, MDW, T, and HELP commands may be affected by this problem. Sometimes the problem can be ignored without harm.

If it requires correcting, try:

- Using a slower baud rate
- A different communications program
- Closing unnecessary applications or exiting Windows. In multitasking environments such as Windows<sup>®</sup> and the Macintosh System 7<sup>®</sup>, the problem can occur when several applications are running at once.
- Displaying fewer address locations or tracing fewer instructions at a time when using the MD, MDW, or T commands

## Section 4. Hardware Reference

### 4.1 Contents

4.2	Printed Circuit Board (PCB) Description . . . . .	78
4.3	Configuration Headers and Jumper Settings. . . . .	78
4.4	Power Input Circuitry . . . . .	83
4.5	Terminal Interface. . . . .	83
4.6	Microcontroller . . . . .	84
4.7	Memory. . . . .	86
4.7.1	Memory Types and Sockets. . . . .	86
4.7.2	Chip Selects . . . . .	88
4.7.3	Glue Logic . . . . .	89
4.8	Clock Circuitry . . . . .	90
4.9	Phase-Locked Loop (PLL) . . . . .	90
4.10	Reset . . . . .	90
4.11	Low-Voltage Inhibit (LVI) . . . . .	91
4.12	Analog-to-Digital (A/D) Converter . . . . .	91
4.13	Background Debug Mode (BDM) Interface. . . . .	91
4.14	Prototype Area . . . . .	92
4.15	MCU Connectors . . . . .	94
4.16	Schematics . . . . .	99

### 4.2 Printed Circuit Board (PCB) Description

The EVB printed circuit board (PCB) is an 8-inch by 8-inch board with six layers — one power, one ground, and four signal layers. The signal layers containing cut-trace header footprints, described in [4.3 Configuration Headers and Jumper Settings](#), comprise the top and bottom layers for accessibility.

Most of the connection points on the EVB are headers on 1/10-inch centers, with three exceptions:

- Subminiature D connectors for the SCI RS-232C interfaces
- Loop-style hardware connections for test points
- External power-supply connections

### 4.3 Configuration Headers and Jumper Settings

The EVB is designed for maximum flexibility. There are 45 PCB footprints available for configuration headers. These are of two types:

- **Factory-installed headers** are those most likely to be used for configuration without major alteration of the EVB's hardware operation. These headers are populated, and the factory-installed jumpers on them are preset for the default EVB hardware and firmware (D-Bug12) configurations. [Table 4-1](#) lists these headers by function and describes their default and optional jumper settings.
- **Cut-trace header footprints** offer EVB hardware options that are less likely to be changed. These footprints are not populated. The default connection between pins is a trace on the PCB. To change a cut-trace footprint, the PCB trace must be cut. To return to the original configuration, a header and a jumper must be installed to re-establish the shunt.

**NOTE:** *Use of the cut-trace header footprints requires a thorough understanding of the MCU and of the EVB hardware. Refer to the MC68HC812A4 Technical Summary, Motorola document order number MC68HC812A4TS/D, and to the EVB schematic diagram for design information.*

**CAUTION:** *When cutting a PCB trace to customize a header footprint, be careful not to cut adjacent traces. Do not damage the underlying PCB layers by cutting too deeply.*

Key to **Table 4-1**:



2-pin header with no jumper installed



2-pin header with jumper installed



3-pin header with no jumper installed



3-pin header with jumper installed on left 2 pins

**1–2**

**bold** pin numbers indicate factory-default settings

**Table 4-1. Jumper-Selectable Functions (Sheet 1 of 4)**

Diagram	Setting	Description
<b>W1</b> Low-Voltage Inhibit (LVI)		
	<b>1–2</b> Off	Low-voltage inhibit is enabled. Low-voltage inhibit is disabled.
<b>W3</b> RAM Write-Protection		
	<b>1–2</b> 2– 3	RAM write-protection is disabled. RAM write-protection is enabled.
<b>W10</b> TXD1 — RS-232C Transmit Data (TXD) Enable, SCI Port 1		
	<b>1–2</b> 2–3	TXD on SCI port 1 is enabled. TXD on SCI port 1 is disabled.

<sup>(1)</sup> W12 and W13 together select the type of RAM installed.

<sup>(2)</sup> W22, W24, W29, W32, W33, and W36 together select the type of ROM installed.

<sup>(3)</sup> W30, W34, and W42 together determine the MCU's mode of operation.

**Table 4-1. Jumper-Selectable Functions (Sheet 2 of 4)**

Diagram	Setting	Description
<b>W11 ROM and RAM Chip Select (CS)</b>		
	1–2 2–3	Connects an MCU chip select to the devices installed in the ROM sockets Connects an MCU chip select to the devices installed in the RAM sockets  Default: $\overline{CSP0}$ is the ROM chip select. $\overline{CSD}$ is the RAM chip select.
<b>W12<sup>(1)</sup> RAM Pin Assignment — Pin 30 of 32-pin package or pin 28 of 28-pin package</b>		
	1–2 3–4 5–6	Pin is connected to MCU address line A17 for narrow modes. Pin is connected to MCU address line A18 for wide modes. Pin is connected to $V_{DD}$ for 28-pin devices.
<b>W13<sup>(1)</sup> RAM Pin Assignment — Pin 28 of 32-pin package or pin 26 of 28-pin package</b>		
	1–2 3–4 5–6	Pin is connected to MCU address line A13 for narrow modes. Pin is connected to MCU address line A14 for wide modes. Pin is connected to $V_{DD}$ for the device's chip enable (CE2).
<b>W14 SCI Port Assignment to Terminal Interface</b>		
	1–2 2–3	SCI port 0 serves as the D-Bug12 terminal interface. SCI port 1 serves as the D-Bug12 terminal interface.







<sup>(1)</sup> W12 and W13 together select the type of RAM installed.

<sup>(2)</sup> W22, W24, W29, W32, W33, and W36 together select the type of ROM installed.

<sup>(3)</sup> W30, W34, and W42 together determine the MCU's mode of operation.



**Table 4-1. Jumper-Selectable Functions (Sheet 3 of 4)**






Diagram	Setting	Description
<b>W20</b> D-Bug12 (normal) or EEPROM (alternate) Execution Mode		
	1–2 2–3	Code in on-chip EEPROM is executed out of reset. D-Bug12 is executed out of reset.
<b>W21</b> TXD0 — RS-232C Transmit Data (TXD) Enable, SCI Port 0		
	1–2 2–3	TXD on SCI port 0 is enabled. TXD on SCI port 0 is disabled.
<b>W22<sup>(2)</sup></b> ROM Pin Assignment — Pin 31 of 32-pin package		
	1–2 3–4 5–6	Pin is connected to MCU address line A18 for narrow modes. Pin is connected to MCU address line A19 for wide modes. Pin is connected to V <sub>DD</sub> to disable the device's write enable ( $\overline{WE}$ ).
<b>W24<sup>(2)</sup></b> ROM Pin Assignment — Pin 30 of 32-pin package <i>or</i> pin 28 of 28-pin package		
	1–2 3–4 5–6	Pin is connected to MCU address line A17 for narrow modes. Pin is connected to MCU address line A18 for wide modes. Pin is connected to V <sub>DD</sub> for 28-pin devices.
<b>W29<sup>(2)</sup></b> ROM Pin Assignment — Pin 29 of 32-pin package <i>or</i> pin 27 of 28-pin package		
	1–2 3–4 5–6	Pin is connected to MCU address line A14 for narrow modes. Pin is connected to MCU address line A15 for wide modes. Pin is connected to V <sub>DD</sub> to disable the device's write enable ( $\overline{WE}$ ).
<b>W30<sup>(3)</sup></b> MCU Background Mode Select		
	1–2 2–3	MCU's BKGD pin is connected to V <sub>SS</sub> . MCU's BKGD pin is connected to V <sub>DD</sub> .

<sup>(1)</sup> W12 and W13 together select the type of RAM installed.

<sup>(2)</sup> W22, W24, W29, W32, W33, and W36 together select the type of ROM installed.

<sup>(3)</sup> W30, W34, and W42 together determine the MCU's mode of operation.

**Table 4-1. Jumper-Selectable Functions (Sheet 4 of 4)**

Diagram	Setting	Description
<b>W32<sup>(2)</sup></b> ROM Pin Assignment — Pin 28 of 32-pin package <i>or</i> pin 26 of 28-pin package		
	1–2 <b>3–4</b> 5–6	Pin is connected to MCU address line A13 for narrow modes. Pin is connected to MCU address line A14 for wide modes. Pin is connected to $V_{DD}$ to enable the device's chip enable (CE2).
<b>W33<sup>(2)</sup></b> ROM Pin Assignment — Pin 3 of 32-pin package <i>or</i> pin 1 of 28-pin package		
	1–2 3–4 <b>5–6</b>	Pin is connected to MCU address line A15 for narrow modes. Pin is connected to MCU address line A16 for wide modes. Pin is connected to $V_{DD}$ for ROM program voltage ( $V_{PP}$ ).
<b>W34<sup>(3)</sup></b> MCU MODB Select		
	1–2 <b>2–3</b>	MCU's PE6/MODB pin is connected to $V_{SS}$ . MCU's PE6/MODB pin is connected to $V_{DD}$ .
<b>W36<sup>(2)</sup></b> ROM Pin Assignment — Pin 2 of 32-pin package		
	1–2 <b>3–4</b> 5–6	Pin is connected to MCU address line A16 — for narrow modes. Pin is connected to MCU address line A17 — for wide modes. Pin is connected to $V_{DD}$ .
<b>W42<sup>(3)</sup></b> MCU MODA Select		
	1–2 <b>2–3</b>	MCU's PE5/MODA pin is connected to $V_{SS}$ . MCU's PE5/MODA pin is connected to $V_{DD}$ .

(1) W12 and W13 together select the type of RAM installed.

(2) W22, W24, W29, W32, W33, and W36 together select the type of ROM installed.

(3) W30, W34, and W42 together determine the MCU's mode of operation.

## 4.4 Power Input Circuitry

The input power connector on the EVB is a 2-pin, lever-actuated connector (J6), illustrated in [Figure 2-1. EVB Power Connector J6](#). Fuse F1 (1.5 amp), Zener diode VR1, and diode CR1 provide over-voltage and reverse-polarity protection. Decoupling capacitors filter ripple and noise from the supply voltage. A red LED (DS1) serves as the power-on indicator.

Cut-trace header footprints (see [4.3 Configuration Headers and Jumper Settings](#)) on the EVB allow isolating the  $V_{SS}$  (ground) and  $V_{DD}$  (+Vdc) power circuits for different functional areas. These individually filtered circuits can then be connected to separate power sources. This can be helpful for purposes such as power-usage analysis.

These power circuits can be isolated:

- $V_{SSI} / V_{DDI}$  — MCU core usage
- $V_{SSEX0} / V_{DDEX0}$ ,  $V_{SSEX1} / V_{DDEX1}$ ,  $V_{SSEX2} / V_{DDEX2}$  — Three separate circuits for MCU I/O pins
- $V_{SSPLL} / V_{DDPLL}$  — Phase-locked loop (PLL)
- $V_{SSA} / V_{DDA}$ ,  $V_{RL} / V_{RH}$  — A/D converter power and reference voltages

Refer to the EVB schematic diagrams ([4.16 Schematics](#)) to locate the cut-trace header footprint that isolates these circuits.

## 4.5 Terminal Interface

An RS-232C transceiver (U5B) links the MCU's two serial communications interfaces (SCI0 and SCI1) with separate RS-232C ports on the EVB. One of these ports (SCI0 by default) serves as the terminal interface for D-Bug12 operation. The other port is available for user applications. The communications parameters for these ports are described in [2.6 Terminal Communications Setup](#).

Two possible connectors are possible for each port:

- A right-angle DB-9 receptacle wired as DCE for standard RS-232C cabling
- A functionally equivalent 3-pin header for customized cabling

SCI0 uses connectors J3 or J4; SCI1 uses connectors J1 or J2. The pin assignments for these connectors are listed in [Table 2-1. RS-232C Interface Cabling](#). Note that the EVB's serial ports use only three of the RS-232C signals: receive data (RXD), transmit data (TXD), and ground (GND).

To change the D-Bug12 terminal port from SCI0 (the factory default) to SCI1, move the jumper on header W14 to pins 2-3, as shown in [Table 4-1](#). Header J1 then can be used for the terminal port connection without further hardware modification. If a standard RS-232C cable connection is needed for this port, install a right-angle DB-9 receptacle in the footprint for J2 (not populated at the factory).

The EVB's RS-232C output signals (transmit data) can be disabled by setting the jumpers on headers W10 and W21, as shown in [Table 4-1](#).

## 4.6 Microcontroller

The MC68HC812A4 is the first of a family of next generation M68HC11 microcontrollers with on-chip memory and peripheral functions. The CPU12 is a high-speed, 16-bit processing unit. The programming model and stack frame are identical to those of the standard M68HC11 CPU. The CPU12 instruction set is a proper superset of the M68HC11 instruction set. All M68HC11 instruction mnemonics are accepted by CPU12 assemblers with no changes.

The EVB-resident MC68HC812A4 (U8) has seven modes of operation. These modes are determined at reset by the state of three mode pins — BKGD, MODB, and MODA — as shown in [Table 4-2](#).

The EVB is factory-configured for MCU operation in the normal expanded wide (x16) mode. In this mode of operation, the expanded bus is present with a 16-bit data bus. Port D is the low byte data bus and port C is the high byte data bus. [Table 3-5](#) lists the MCU resource usage in this default configuration.

In the normal expanded narrow (x8) mode of operation, the expanded bus is present with an 8-bit data bus. Port C functions as the data bus in this mode. Port D is available for general-purpose I/O.

In the normal single-chip mode of operation, no external bus is available. All program and data fetches are from on-chip memory or peripheral registers. Ports A, B, C, and D are available for general-purpose I/O.

The special peripheral mode of operation is a test mode. The CPU is not active. On-chip peripherals may be accessed directly by an external bus master. It is not possible to change from or to this mode without going through reset.

The special expanded wide, special expanded narrow, and special single-chip modes provide basically the same functionality as the respective normal modes. These special modes are primarily for testing and provide access to several key features, including:

- Special expanded narrow — To view 16-bit accesses without changing the instruction cycle times, port D may be used to view the upper eight bits of the data bus.
- Special single chip — Background debug mode is immediately active out of reset. Execution begins from the background debug ROM. Commands are sent to the CPU through the background debug interface pin. A background debug interface is required, as described in [4.13 Background Debug Mode \(BDM\) Interface](#).

For more information on the CPU, refer to the *CPU12 Reference Manual*, Motorola document order number CPU12RM/AD.

**Table 4-2. CPU Mode Selection**

<b>BKGD Header W30</b>	<b>MODB Header W34</b>	<b>MODA Header W42</b>	<b>Mode Description</b>
0 <sup>(2)</sup>	0 <sup>(2)</sup>	0 <sup>(2)</sup>	Special single chip
0 <sup>(2)</sup>	0 <sup>(2)</sup>	1 <sup>(1)</sup>	Special expanded narrow
0 <sup>(2)</sup>	1 <sup>(1)</sup>	0 <sup>(2)</sup>	Special peripheral
0 <sup>(2)</sup>	1 <sup>(1)</sup>	1 <sup>(1)</sup>	Special expanded wide
1 <sup>(1)</sup>	0 <sup>(2)</sup>	0 <sup>(2)</sup>	Normal single chip
1 <sup>(1)</sup>	0 <sup>(2)</sup>	1 <sup>(1)</sup>	Normal expanded narrow
1 <sup>(1)</sup>	1 <sup>(1)</sup>	0 <sup>(2)</sup>	Reserved (currently defaults to peripheral mode)
1 <sup>(1)</sup>	1 <sup>(1)</sup>	1 <sup>(1)</sup>	Normal expanded wide

<sup>(1)</sup> Install jumper on header pins 2 and 3.

<sup>(2)</sup> Install jumper on header pins 1 and 2.

### 4.7 Memory


The EVB's memory is discussed here.

#### 4.7.1 Memory Types and Sockets

The EVB has footprints for two SRAM sockets (U4 and U6A) and two ROM sockets (U7 and U9A). The ROM sockets hold memory for D-Bug12, the EVB operating firmware, or for user programs. The SRAM sockets hold memory for user data or programs. The 8-bit memory arrangement allows MCU operation in both single-byte and double-byte modes. The RAM and ROM footprints support different memory device types (SRAM, EPROM, and EEPROM) and sizes (28- and 32-pin, 8 to 512 Kbytes, 300- or 600-mil spacing). [Figure 4-1](#) shows how the external memory sockets are used.

**Table 3-5. Factory-Configuration Memory Map** depicts the EVB's default memory usage. Note that the map is valid only for the factory-supplied memory configuration.

**NOTE:** *The user-available area in factory-supplied EPROM requires that the ROM chips be reprogrammed with the custom code. For more information, refer to [Appendix E. Customizing the EPROMs](#).*



**Figure 4-1. Memory Sockets Configuration**

Because the EVB is factory-configured for the MCU's normal expanded wide mode, the two RAM and the two ROM sockets are populated with 8-bit memory devices. Only the 600-mil footprints are populated with sockets. Two RAM and six ROM jumper headers allow configuration of the memory sockets for use with various types and sizes of memory. These headers are preset for the factory-supplied memories. The default and optional settings are described in [Table 4-1](#). [Table 4-3](#) provides information about the supplied memories.


**Table 4-3. EVB Memories Supplied**

Type	EPROM	SRAM
Manufacturer	Atmel Corporation	Dallas Semiconductor Corporation
Part number	AT27LV256R-20PC	DS2064
Size	256 Kbits (32 K x 8)	64 Kbits (8 K x 8 bits)
Package width	600 mil	600 mil
Pin count	28 pin	28 pin
Power supply	+3.0 to +5.5 Vdc	+2.7 to +5.5 Vdc
Access times	200 ns	150 ns @ 5 V, 300 ns @ 3 V
Wait states required (E-clock stretches)	1	1

## 4.7.2 Chip Selects

Header W11 connects an MCU chip select signal to memory devices in the ROM (U7, U9A, U9B) and RAM (U4, U6A, U6B) sockets. Pins in columns 1 and 2 determine the chip select used for memory devices in ROM sockets. Pins in columns 2 and 3 determine the chip select used for memory devices in RAM sockets.

**Figure 4-2** shows the W11 jumper settings for the factory-default memory configuration. The illustration demonstrates the correct settings for  $\overline{CSP0}$  to serve as the ROM chip select and  $\overline{CSD}$  to serve as the RAM chip select.




**Figure 4-2. Chip Select Header**



### 4.7.3 Glue Logic

Glue logic is required for the MCU to operate with 8-bit memory devices in wide expanded modes. It is not needed in narrow expanded modes. The EVB allows either an OR gate (U3, factory-supplied) or a PAL array (U2, optional, not populated) to serve as the glue logic. **Figure 4-3. RAM/ROM Logic Diagram** shows the circuitry for the ROM and RAM logic.



### Figure 4-3. RAM/ROM Logic Diagram

### 4.8 Clock Circuitry

The EVB comes with a 16-MHz crystal oscillator installed in a 14-pin DIP socket (XY2). The socket wiring allows the use of various types of oscillator packages. Additionally, there is ancillary circuitry that includes a footprint for a discrete crystal (Y1). This flexible arrangement facilitates the construction of custom oscillators. When designing a custom oscillator, refer to the EVB schematic diagram to locate the applicable components and the headers that must be changed.

An external clock input can be supplied to the MCU's EXTAL by installing a right-angle BNC connector in footprint J7. Refer to the EVB schematic diagram to locate the headers that must be changed.

### 4.9 Phase-Locked Loop (PLL)

The PLL can be used to run the MCU on a timebase that differs from the clock frequency. To alter the timebase, capacitors must be installed between the MCU's XFC pin and the PLL's ground reference,  $V_{SSPLL}$ . Connection points E4, E5, E6, E7, E8, and E9 provide space for these capacitors. Header footprint W37 connects the XFC pin to the capacitors.

For more information, refer to the EVB schematic diagram. More detailed information on the operation of the PLL is found in the *MC68HC812A4 Technical Summary*, Motorola document order number MC68HC812A4TS/D.

### 4.10 Reset

The reset circuit includes a pullup resistor, debounce capacitor, and optional connection to an installed undervoltage sensing device (U1, as described in [4.11 Low-Voltage Inhibit \(LVI\)](#)). The reset circuit drives the MCU's  $\overline{\text{RESET}}$  pin directly.

## 4.11 Low-Voltage Inhibit (LVI)

Low-voltage inhibit (LVI) uses a Motorola undervoltage sensing device (U1) to automatically drive the MCU's  $\overline{\text{RESET}}$  pin low whenever  $V_{DD}$  is below legal limits (2.8 Vdc typical). This prevents the accidental corruption of EEPROM data if the power-supply voltage should drop below the allowable level. Header W1 allows for the disconnection of the LVI circuit.

## 4.12 Analog-to-Digital (A/D) Converter

The MCU's A/D converter is fully documented in the *MC68HC812A4 Technical Summary*, Motorola document order number MC68HC812A4TS/D.

**NOTE:** *Two of the A/D bus lines, PAD0 and PAD1, are used by the EVB and D-Bug12 for configuration purposes. These lines are not available for A/D usage in the factory-default configuration.*

The accuracy of the A/D converter can be increased by supplying the MCU's A/D circuitry with the same supply voltages used by the target hardware. These supply lines ( $V_{DDA}$  and  $V_{SSA}$ ) and the associated A/D reference voltages ( $V_{RH}$  and  $V_{RL}$ ) can be isolated from the EVB's power bus with cut-trace footprints W15, W16, W17, and W18. Refer to the EVB schematic diagram for details.

## 4.13 Background Debug Mode (BDM) Interface

The MCU's serial BDM interface can be accessed through J5, a 2-row x 3-pin header. The pin assignments are shown in [Table 4-4](#).

**NOTE:** *The BDM interface requires a development tool such as Motorola's serial debug interface. For more information, refer to [Appendix F. SDI Configuration](#) and to the *Serial Debug Interface User's Manual*, Motorola document order number SDIUM/D.*


**Table 4-4. BDM Connector J5 Pin Assignments**

Pin Number	Description
1	BKGD
2	V <sub>SS</sub>
3	No connection
4	RESET
5	No connection
6	V <sub>DD</sub>

## 4.14 Prototype Area

The EVB's prototype area allows construction of custom I/O circuitry that can be connected to the MCU's I/O lines through connectors J8 and J9. This 2-inch by 8-inch area is a grid of holes (79 by 20) on 1/10-inch centers. This spacing accommodates most sockets, headers, and device packages.

**Figure 4-4** shows the component side view of the prototype area. Ground (V<sub>SS</sub>) connections are provided along the three outboard peripheries, with three loop-style test points for connecting clips or probes. V<sub>DD</sub> (V<sub>DD</sub>) connections are provided along the inboard periphery.



**Figure 4-4. Prototype Area (Component Side View)**

## 4.15 MCU Connectors

Two 2-row x 30-pin header connectors, J8 and J9, provide access to the MCU's I/O and bus lines. These connectors are located adjacent to the prototype area for use as described in [4.14 Prototype Area](#). They also provide connection points for instrumentation probes and interfaces to target hardware. [Figure 4-5](#) and [Figure 4-6](#) depict the pin assignments for J8 and J9. [Table 4-5](#) and [Table 4-6](#) provide descriptions of the signals.

**NOTE:** *The EXTAL, XFC, and XTAL signals are not directly connected to these headers due to impedance considerations. Header footprints W37, W38, and W39 can be used to make these connections.*

PJ6	1	●	●	2	PJ7
PJ4	3	●	●	4	PJ5
PJ2	5	●	●	6	PJ3
PJ0	7	●	●	8	PJ1
V <sub>SSEX0</sub>	9	●	●	10	V <sub>DDEX0</sub>
PG4	11	●	●	12	PG5
PG2	13	●	●	14	PG3
PG0	15	●	●	16	PG1
V <sub>SSI</sub>	17	●	●	18	V <sub>DDI</sub>
BKGD	19	●	●	20	NC
PC6	21	●	●	22	PC7
PC4	23	●	●	24	PC5
PC2	25	●	●	26	PC3
PC0	27	●	●	28	PC1
PD6	29	●	●	30	PD7
PD4	31	●	●	32	PD5
PD2	33	●	●	34	PD3
PD0	35	●	●	36	PD1
PE6	37	●	●	38	PE7
PE4	39	●	●	40	PE5
PE2	41	●	●	42	PE3
PE0	43	●	●	44	PE1
NC	45	●	●	46	NC
RESET	47	●	●	48	XFC
V <sub>SSPLL</sub>	49	●	●	50	V <sub>DDPLL</sub>
XTAL	51	●	●	52	EXTAL
PB6	53	●	●	54	PB7
PB4	55	●	●	56	PB5
PB2	57	●	●	58	PB3
PB0	59	●	●	60	PB1

**Figure 4-5. MCU Connector J8 (Component-Side View)**

V <sub>SSEX1</sub>	1	●	●	2	V <sub>DDEX1</sub>
PA6	3	●	●	4	PA7
PA4	5	●	●	6	PA5
PA2	7	●	●	8	PA3
PA0	9	●	●	10	PA1
PF6	11	●	●	12	NC
PF4	13	●	●	14	PF5
PF2	15	●	●	16	PF3
PF0	17	●	●	18	PF1
V <sub>SSAD</sub>	19	●	●	20	V <sub>DDAD</sub>
PAD6	21	●	●	22	PAD7
PAD4	23	●	●	24	PAD5
PAD2	25	●	●	26	PAD3
PAD0	27	●	●	28	PAD1
V <sub>RL</sub>	29	●	●	30	V <sub>RH</sub>
PH6	31	●	●	32	PH7
PH4	33	●	●	34	PH5
PH2	35	●	●	36	PH3
PH0	37	●	●	38	PH1
V <sub>SSEX2</sub>	39	●	●	40	V <sub>DDEX2</sub>
PS6	41	●	●	42	PS7
PS4	43	●	●	44	PS5
PS2	45	●	●	46	PS3
PS0	47	●	●	48	PS1
PT6	49	●	●	50	PT7
PT4	51	●	●	52	PT5
PT2	53	●	●	54	PT3
PT0	55	●	●	56	PT1
V <sub>SS</sub>	57	●	●	58	V <sub>DD</sub>
V <sub>SS</sub>	59	●	●	60	V <sub>DD</sub>

**Figure 4-6. MCU Connector J9 (Component-Side View)**

**Table 4-5. MCU Connector J8 Pin Assignments**

Pin Number	Signal Mnemonic	Signal Name and Description
1 2 3 4 5 6 7 8	PJ6/KWUJ6 PJ7/KWUJ7 PJ4/KWUJ4 PJ5/KWUJ5 PJ2/KWUJ2 PJ3/KWUJ3 PJ0/KWUJ0 PJ1/KWUJ1	PORT J, bits 0–7 — General-purpose I/O or key wakeup
9 10	$V_{SSEX0}$ $V_{DDEX0}$	$V_{SSX}/V_{DDX}$ — External $V_{SS}$ and $V_{DD}$ connections
11 12 13 14 15 16	PG4/A20 PG5/A21 PG2/A18 PG3/A19 PG0/A16 PG1/A17	PORT G, bits 0–5 — General-purpose I/O or memory expansion lines
17 18	$V_{SSI}$ $V_{DDI}$	$V_{SSI}/V_{DDI}$ — Internal $V_{SS}$ and $V_{DD}$ connections for the MCU
19	BKGD	BACKGROUND — An I/O line dedicated to the background debug function. If it is a 0 out of reset then the MCU is in special mode. This pin can be used for bidirectional communications with the MCU.
20	NC	Not connected
21 22 23 24 25 26 27 28	PC6/D14/D6 PC7/D15/D7 PC4/D12/D4 PC5/D13/D5 PC2/D10/D2 PC3/D11/D3 PC0/D8/D0 PC1/D9/D1	PORT C, bits 0–7 — General-purpose I/O or data bus
29 30 31 32 33 34 35 36	PD6/D6/KWUD6 PD7/D7/KWUD7 PD4/D4/KWUD4 PD5/D5/KWUD5 PD2/D2/KWUD2 PD3/D3/KWUD3 PD0/D0/KWUD0 PD1/D1/KWUD1	PORT D, bits 0–7 — General-purpose I/O, data bus, or key wakeup



**Table 4-5. MCU Connector J8 Pin Assignments (Continued)**

Pin Number	Signal Mnemonic	Signal Name and Description
37 38 39 40 41 42 43 44	PE6/MODB/IPIPE1 PE7/ARSIE PE4/E PE5/MODA/IPIPE0 PE2/RW PE3/LSTRB PE0/XIRQ PE1/IRQ	PORT E, bits 0–7 — General-purpose I/O or external signals such as mode select, auxiliary reset, E clock, read/write, strobe low, XIRQ, and IRQ
45 46	NC NC	Not connected
47	RESET	Reset — Active-low bidirectional control line used to initialize the MCU
48	XFC	XFC — Optional filter-capacitor connection for PLL circuit
49 50	V <sub>SSPLL</sub> V <sub>DDPLL</sub>	V <sub>SSPLL</sub> /V <sub>DDPLL</sub> — V <sub>SS</sub> and V <sub>DD</sub> connections for the PLL circuit
51	XTAL	CRYSTAL OUTPUT — Crystal oscillator output
52	EXTAL	EXTERNAL CLOCK INPUT — Crystal oscillator input. The frequency applied to this pin must be twice the desired bus speed.
53 54 55 56 57 58 59 60	PB6/A6 PB7/A7 PB4/A4 PB5/A5 PB2/A2 PB3/A3 PB0/A0 PB1/A1	PORT B, bits 0–7 — General-purpose I/O or low byte address bus

**Table 4-6. MCU Connector J9 Pin Assignments**

Pin Number	Signal Mnemonic	Signal Name And Description
1 2	$V_{SSEX1}$ $V_{DDEX1}$	$V_{SSX}/V_{DDX}$ — External $V_{SS}$ and $V_{DD}$ connections
3 4 5 6 7 8 9 10	PA6/A14 PA7/A15 PA4/A12 PA5/A13 PA2/A10 PA3/A11 PA0/A8 PA1/A9	PORT A, bits 0–7 — General-purpose I/O or high byte address bus
11	PF6/ $\overline{CSP1}$	PORT F, bit 6 — General-purpose I/O or chip select
12	NC	Not connected
13 14 15 16 17 18	PF4/ $\overline{CSD}$ PF5/ $\overline{CSP0}$ PF2/ $\overline{CS2}$ PF3/ $\overline{CS3}$ PF0/ $\overline{CS0}$ PF1/ $\overline{CS1}$	PORT F, bits 0–5 — General-purpose I/O port or chip selects
19 20	$V_{SSAD}$ $V_{DDAD}$	$V_{SSAD}/V_{DDAD}$ — $V_{SS}$ and $V_{DD}$ connections for the MCU's A/D converter
21 22 23 24 25 26 27 28	PAD6 PAD7 PAD4 PAD5 PAD2 PAD3 PAD0 PAD1	PORT AD — A/D converter channel or general-purpose I/O
29 30	$V_{RL}$ $V_{RH}$	VOLTAGE REFERENCE, LOW and HIGH — Reference voltages for the MCU's A/D converter. These can improve the accuracy of A/D conversions.
31 32 33 34 35 36 37 38	PH6/KWUH6 PH7/KWUH7 PH4/KWUH4 PH5/KWUH5 PH2/KWUH2 PH3/KWUH3 PH0/KWUH0 PH1/KWUH1	PORT H, bits 0–7 — General-purpose I/O or key wakeup

**Table 4-6. MCU Connector J9 Pin Assignments (Continued)**


Pin Number	Signal Mnemonic	Signal Name And Description
39 340	$V_{SSEX2}$ $V_{DDEX2}$	$V_{SSX}/V_{DDX}$ — External $V_{SS}$ and $V_{DD}$ connections
41 42 43 44 45 46 47 48	PS6/SCK PS7/ $\overline{SS}$ PS4/MISO PS5/MOSI PS2/RXD1 PS3/TXD1 PS0/RXD0 PS1/TXD0	PORT S, bits 0–7 — General-purpose I/O or multiple serial interface (MSI) lines. The MSI lines consist of serial peripheral and serial communication interfaces. The signal functions are serial clock, slave select, master in/slave out, master out/slave in, receiver data input, and transmitter data out.
49 50 51 52 53 54 55 56	PT6/IOC6 PT7/IOC7/PAIN PT4/IOC4 PT5/IOC5 PT2/IOC2 PT3/IOC3 PT0/IOC0 PT1/IOC1	PORT T, bits 0–7 — General-purpose I/O or timer lines
57 58 59 60	$V_{SS}$ $V_{DD}$ $V_{SS}$ $V_{DD}$	$V_{SS}/V_{DD}$ — EVB system return ( $V_{SS}$ ) and power ( $V_{DD}$ )

## 4.16 Schematics

The schematics for the M68HC12A4EVB are provided here for your reference.


REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	0	ORIGINAL RELEASE	11/26/96	J. H.

TABLE OF CONTENTS	
1	TITLE & REVISION STATUS
2	NOTES
3	POWER TERMINAL, BYPASS CAPS, POWER ISOLATION AND PLL CIRCUIT
4	SIGNAL FILTERS AND VRH & VRL SELECT
5	HC12 SOCKET
6	MCU HEADERS AND WIRE-WRAP AREA
7	CRYSTAL OSCILLATOR SOCKET CIRCUIT AND MONITOR OPTIONS
8	RS-232 INTERFACES & BDM CONNECTOR
9	MODE CONTROL, SYSTEM RESET/LVI CIRCUIT AND ABORT
10	CHIP SELECT HEADER, MEMORY CONTROL, PAL AND OR
11	ROM SOCKETS
12	RAM SOCKETS
13	SIGNAL CROSS-REFERENCE
14	HC12 SURFACE MOUNT MCU
15	ROM SOCKETS FOR LAYOUT ONLY
16	RAM SOCKETS FOR LAYOUT ONLY
17	ALTERNATE RS-232 FOOTPRINT

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO MOTOROLA INC. AND SHALL NOT BE USED FOR ENGINEERING DESIGN, PROCUREMENT OR MANUFACTURE IN WHOLE OR IN PART WITHOUT CONSENT OF MOTOROLA INC.		DRAWN BY: PJS		DATE: 05-09-96	 <b>MOTOROLA INC.</b> MICROPROCESSOR AND MEMORY TECHNOLOGIES GROUP AUSTIN, TEXAS 78735 USA
		DESIGN ENGINEER: <i>Tom Hardy</i>		DATE: 11/26/96	
NEXT ASSY	M68HC12A4EVB	PROJECT LEADER: <i>Bill May</i>		DATE: 11/26/96	TITLE: SCHEMATIC - HC12A4EVB
APPLICATION		USED ON		SIZE: A	
				GEDTTL: EVB12A4 GEDABV: EVB12A4	DWG. NO. 63ASE90824W
				REV: O	SHEET 1 OF 17
4	3	2	1	LAST_MODIFIED=Thu May 9 14:57:31 1996	

SCHEMATIC NOTES:

1. UNLESS OTHERWISE SPECIFIED:  
ALL RESISTORS ARE IN OHMS, 5%, 1/4 WATT.  
ALL CAPACITORS ARE IN UF, +/-10%, 50V.  
ALL VOLTAGES ARE DC.
2. INTERRUPTED LINES CODED WITH THE  
SAME LETTER OR LETTER COMBINATIONS  
ARE ELECTRICALLY CONNECTED.
3. DEVICE TYPE NUMBER IS FOR REFERENCE  
ONLY. THE NUMBER VARIES WITH THE  
MANUFACTURER.
4. SPECIAL SYMBOL USAGE:  
\* DENOTES -- ACTIVE LOW SIGNAL.  
<> DENOTES -- VECTORED SIGNALS.  
INTERPRET DIAGRAM IN ACCORDANCE  
WITH AMERICAN NATIONAL STANDARDS  
INSTITUTE SPECIFICATIONS, CURRENT  
REVISION, WITH THE EXCEPTION OF  
LOGIC BLOCK SYMBOLOLOGY.
6. CODE FOR SHEET TO SHEET REFERENCES  
IS AS FOLLOWS:



7. VCC LOCATIONS  
UNLESS OTHERWISE SPECIFIED, VCC IS APPLIED TO:  
PIN 8 OF ALL 8-PIN ICS  
PIN 14 OF ALL 14-PIN ICS  
PIN 16 OF ALL 16-PIN ICS  
PIN 20 OF ALL 20-PIN ICS, ETC.
8. GROUND LOCATIONS  
UNLESS OTHERWISE SPECIFIED, GROUND IS APPLIED TO:  
PIN 4 OF ALL 8-PIN ICS  
PIN 7 OF ALL 14-PIN ICS  
PIN 8 OF ALL 16-PIN ICS  
PIN 10 OF ALL 20-PIN ICS, ETC.


9. COMPONENT TRACKING

RD	LAST USED	DELETED
C	37	-
CR	01	-
DS	01	-
E	14	-
F	01	-
J	09	-
L	04	-
R	15	-
S	02	-
TP	09	-
U	09	-
VR	01	-
W	45	-
Y	02	-


NOTES

SIZE	GEDTTL: EVB12A4	GEDABV: EVB12A4	DWG. NO.	REV:
A			63ASE90824W	O
LAST MODIFIED=Thu May 9 17:31 1996				SHEET 2 OF 17

POWER TERMINAL, BYPASS CAPS, POWER PIN ISOLATION AND PLL CIRCUIT




PHASE LOCKED LOOP (PLL)




# ADC MODULE VRH & VRL SELECTION

## AD MODULE



## ADC MODULE ANALOG SIGNAL FILTERS




SIGNAL FILTERS AND VRH & VRL SELECT


SIZE	GEDTTL: EVB12A4	DWG. NO.	REV:
A	GEDABY: EVB12A4	63ASE90824W	0
LAST_MODIFIED=Thu May 9 12:58:17 1996		SHEET 4 OF 17	

DWG. NO. 63ASE90824W


REV: 0









2 X 5.5 INCH WIRE-WRAP AREA




6 GROUND LOOPS PLACED  
TOP, LEFT, RIGHT OF BOARD








LAST\_MODIFIED=Thu May 9 12:59:21 1996



## RESET



## ABORT



MODE CONTROL, SYSTEM RESET/LVI CIRCUIT AND ABORT

SIZE A	GEDITL: EVB12A4	DWG. NO. 63ASE90824W	REV: 0
	GEDABV: EVB12A4		
LAST_MODIFIED=Thu May 9 14:21:42 1996			SHEET 9 OF 17

CHIP SELECT HEADER, MEMORY CONTROL, PAL AND OR

DWG. NO.


63ASE90824W


REV:

0

LAST\_MODIFIED=Thu May 9 14:22:05 1996


SHEET 10 OF 17





## ROM SOCKETS

SIZE A	GEDITL: EVB12A4 GEDABV: EVB12A4	DWG. NO. 63ASE90824W	REV: 0
LAST_MODIFIED=Thu May 9 14:22:44 1996		SHEET 11 OF 17	




RAM SOCKETS

SIGNAL CROSS-REFERENCE


[illegible]






HC12 SURFACE MOUNT MCU

SIZE	CEDTIL: EVB12A4	DWG. NO.	63ASE90824W	REV:	0
A	CEDABV: EVB12A4				
LAST_MODIFIED= Tue Mar 12 13:21:25 1996				SHEET 14 OF 17	




ROM SOCKETS

SIZE	GEDTTL: EVB12A4	DWG. NO.	REV:
A	GEDABV: EVB12A4	63ASE90824W	0
LAST_MODIFIED= Tue Mar 12 13:21:44 1996			
SHEET			15 OF 17



SIZE A	GEDTTL: EVB12A4	DWG. NO. 63ASE90824W	REV: 0
	GEDABV: EVB12A4		

LAST\_MODIFIED= Tue Mar 12 13:22:07 1996



DWG. NO. 63ASE90824W

REV: 0

A

ALTERNATE RS-232 PACKAGE FOOTPRINT

SIZE	GEDTTL: EVB12A4	DWG. NO.	REV:
A	CEDABV: EVB12A4	63ASE90824W	0
LAST_MODIFIED=Tue Mar 12 13:22:30 1996		SHEET	17 OF 17

## Appendix A. S-Record Format

### A.1 Contents

A.2	Overview . . . . .	117
A.3	S-Record Contents . . . . .	117
A.4	S-Record Types . . . . .	118
A.5	S Record Creation . . . . .	119
A.6	S-Record Example . . . . .	120
A.6.1	S0 Header Record . . . . .	120
A.6.2	First S1 Record . . . . .	121
A.6.3	S9 Termination Record . . . . .	121
A.6.4	ASCII Characters . . . . .	122

### A.2 Overview

The Motorola S-record format was devised to encode programs or data files in a printable format for transport between computer platforms. The format also provides for editing of the S records and monitoring the cross-platform transfer process.

### A.3 S-Record Contents

Each S record is a character string composed of several fields which identify:

- Record type
- Record length
- Memory address
- Code/data
- Checksum

Each byte of binary data is encoded in the S record as a 2-character hexadecimal number:

- The first character represents the high-order four bits of the byte.
- The second character represents the low-order four bits of the byte.

The five fields that comprise an S record are shown in [Table A-1](#).

**Table A-1. S-Record Fields**

Type	Record Length	Address	Code/Data	Checksum
------	---------------	---------	-----------	----------

The S-record fields are described in [Table A-2](#).

**Table A-2. S-Record Field Contents**

Field	Printable Characters	Contents
Type	2	S-record type — S0, S1, etc.
Record Length	2	Character pair count in the record, excluding the type and record length.
Address	4, 6, or 8	2-, 3-, or 4-byte address at which the data field is to be loaded into memory.
Code/Data	0 – 2n	From 0 to n bytes of executable code, memory loadable data, or descriptive information. For compatibility with teletypewriter, some programs may limit the number of bytes to as few as 28 (56 printable characters in the S record).
Checksum	2	Least significant byte of the one's complement of the sum of the values represented by the pairs of characters making up the record length, address, and the code/data fields.

Each record may be terminated with a CR/LF/NULL. Additionally, an S record may have an initial field to accommodate other data such as line number generated by some time-sharing systems.

Accuracy of transmission is ensured by the record length (byte count) and checksum fields.

## A.4 S-Record Types

Eight types of S records have been defined to accommodate the several needs of the encoding, transportation, and decoding functions. The various Motorola upload, download, and other record transportation control programs, as well as cross assemblers, linkers, and other file-creating or debugging programs, utilize only those S records that serve the purpose of the program.

For specific information on which S records are supported by a particular program, the user manual for that program must be consulted.

**NOTE:** *D-Bug12 supports only the S0, S1, and S9 records. All data before the first S1 record is ignored. Thereafter, all records must be S1 type until the S9 record terminates data transfer.*

An S-record format may contain the record types listed in [Table A-3](#).

**Table A-3. S-Record Types**

Type	Description
S0	Header record for each block of S records. The code/data field may contain any descriptive information identifying the following block of S records. The address field is normally 0s.
S1	Record containing code/data and the 2-byte address at which the code/data is to reside
S2 – S8	Ignored by the EVB
S9	Termination record for a block of S1 records. The address field may optionally contain the 2-byte address of the instruction to which control is to be passed. If not specified, the first entry point specification encountered in the object module input will be used. There is no code/data field.

Only one termination record is used for each block of S records. Normally, only one header record is used, although it is possible for multiple header records to occur.

## A.5 S Record Creation

S-record format programs may be produced by dump utilities, debuggers, cross assemblers, or cross linkers. Several programs are available for downloading a file in the S-record format from a host system to an 8- or 16-bit microprocessor-based system.

## A.6 S-Record Example

A typical S-record format, as printed or displayed, is shown in this example:

Example:

```
S006000004844521B
S1130000285F245F2212226A00042429008237C2A
S11300100002000800082529001853812341001813
S113002041E900084#42234300182342000824A952
S107003000144ED492
S9030000FC
```

In the example, the format consists of:

- An S0 header
- Four S1 code/data records
- An S9 termination record

### A.6.1 S0 Header Record

The S0 header record is described in [Table A-4](#).

**Table A-4. S0 Header Record**

Field	S-Record Entry	Description
Type	S0	S-record type S0, indicating a header record
Record Length	06	Hexadecimal 06 (decimal 6), indicating six character pairs (or ASCII bytes) follow
Address	00 00	4-character, 2-byte address field; zeroes



**Table A-4. S0 Header Record (Continued)**

Field	S-Record Entry	Description
Code/Data	48 44 52	Descriptive information identified these S1 records: ASCII H D R — “HDR”
Checksum	1B	Checksum of S0 record

## A.6.2 First S1 Record

The first S1 record is described in [Table A-5](#).

**Table A-5. S1 Header Record**

Field	S-Record Entry			Description	
Type	S1			S-record type S1, indicating a code/data record to be loaded/verified at a 2-byte address	
Record Length	13			Hexadecimal 13 (decimal 19), indicating 19 character pairs, representing 19 bytes of binary data, follow	
Address	0000			4-character, 2-byte address field; hexadecimal address 0000 indicates location where the following data is to be loaded	
Code/Data	Opcode			Instruction	
	28	5F		BHCC	\$0161
	24	5F		BCC	\$0163
	22	12		BHI	\$0118
	22	6A		BHI	\$0172
	00	04	24	BRSET	0, \$04, \$012F
	29	00		BHCS	\$010D
	08	23	7	BRSET	4, \$23, \$018C
Checksum	2A			Checksum of the first S1 record	

The 16 character pairs shown in the code/data field of [Table A-5](#) are the ASCII bytes of the actual program.

## S-Record Format

The second and third S1 code/data records each also contain \$13 (19T) character pairs and are ended with checksum 13 and 52, respectively. The fourth S code/data record contains 07 character pairs and has a checksum of 92.

### A.6.3 S9 Termination Record

The S9 termination record is described in [Table A-6](#).

**Table A-6. S9 Header Record**

Field	S-Record Entry	Description
Type	S9	S-record type S9, indicating a termination record
Record Length	03	Hexadecimal 04, indicating three character pairs (three bytes) follow
Address	00 00	4-character, 2-byte address field; zeroes
Code/Data		There is no code/data in an S9 record.
Checksum	FC	Checksum of S9 record

### A.6.4 ASCII Characters

Each printable ASCII character in an S record is encoded in binary. [Table A-5](#) gives an example of encoding for the S1 record. The binary data is transmitted during a download of an S record from a host system to a 9- or 16-bit microprocessor-based system. For example, the first S1 record in [Table A-5](#) is sent as shown here.

TYPE				LENGTH				ADDRESS								CODE/DATA								...		CHECKSUM																															
S				1				0				0				0				0				2				8				5				F		...		2				A													
5		3		3		1		3		1		3		3		3		0		3		0		3		0		3		0		3		2		3		8		3		5		4		6		...		3		2		4		1	
0101	0011	0011	0001	0011	0001	0011	0011	0011	0000	0011	0000	0011	0000	0011	0000	0011	0000	0011	0010	0011	1000	0011	0101	0100	0110	...	0011	0010	0100	0001																											

## Appendix B. Communications Program Examples

### B.1 Contents

B.2	Introduction. . . . .	124
B.3	Procomm for DOS — IBM PC. . . . .	124
B.3.1	Setup. . . . .	124
B.3.2	S-Record Transfers to EVB Memory. . . . .	126
B.4	Kermit for DOS — IBM PC. . . . .	126
B.4.1	Setup. . . . .	126
B.4.2	S-Record Transfers to EVB Memory. . . . .	127
B.5	Kermit — Sun Workstation . . . . .	127
B.5.1	Setup. . . . .	127
B.5.2	S-Record Transfers to EVB Memory. . . . .	128
B.6	MacTerminal — Apple Macintosh. . . . .	128
B.6.1	Setup. . . . .	128
B.6.2	S-Record Transfers to EVB Memory. . . . .	129
B.7	Red Ryder — Apple Macintosh . . . . .	130
B.7.1	Setup. . . . .	130
B.7.2	S-Record Transfers to EVB Memory. . . . .	130

## B.2 Introduction

In all of these examples, first follow the EVB startup procedure in [3.2 Startup](#). When the startup procedure calls for setting up the host computer's communications program for terminal emulation, follow the steps in the examples.

Keyboard entries are illustrated in this appendix using these conventions:

ENTER	Press the keyboard's ENTER, CARRIAGE RETURN, or RETURN key.
ALT-P	While holding down the ALTERNATE key, press the P key.
CTRL-\	While holding down the CONTROL key, press the BACKSLASH key.
<filename>	Supply the appropriate filename when required.

The stepwise procedures in this appendix are as accurate as possible. However, it is not feasible to document all of the communications programs that are available or to guarantee that a newer revision of a program behaves in exactly the same way as the version used to develop the procedure. For this reason, the steps are as generic as possible in their descriptions. They can thus serve as guidelines for programs not exemplified in this manual. Always consult the documentation for the program being used.

## B.3 Procomm for DOS — IBM PC

### B.3.1 Setup

To set up Procomm using DOS on an IBM<sup>®</sup>-compatible PC for use as the EVB terminal, first refer to [3.2 Startup](#) for the EVB startup procedure, which is inter-related with this example. Then follow these steps:

1. At the DOS prompt, invoke the Procomm program by typing:

PROCOMM

And then pressing the RETURN key.

2. Enter the **Setup** menu by pressing ALT-S.

3. From the **Terminal Setup** submenu, select:

Terminal emulation	WYSE 100
Duplex	FULL
Flow control	NONE
CR translation (in)	CR
CR translation (out)	CR
BS translation	DEST
BS key definition	BS
Line wrap	OFF
Scroll	ON
Break Length (ms)	350
Enquiry (CTRL-E)	OFF

4. From the **ASCII Transfer Setup** submenu, select:

Echo locally	YES
Expand blank lines	YES
Pace character	0 (ASCII)
Character pacing	25 (1/1000th sec)
Line pacing	10 (1/10th sec)
CR translation	NONE
LF translation	NONE

5. Enter the **Line Settings** menu by pressing ALT-P. Select:

baud rate	9600 (or the customized EVB setting)
data bits	8
stop bits	1
parity	none
COM port	Host port used as the EVB terminal interface

6. Reset the EVB by pressing S1 or by activating the appropriate custom reset circuitry.
7. Press ENTER. The D-Bug12 prompt should appear on the display. Continue with the startup procedure in [3.2 Startup](#).

### B.3.2 S-Record Transfers to EVB Memory

To load an S-record file from the host computer into EVB memory using Procomm on an IBM-compatible host computer, first verify that the host is correctly configured and operating as the EVB terminal. Then follow these steps:

1. At the D-Bug12 prompt, enter the LOAD or VERF command with any parameters.
2. Instruct Procomm to send the S-record file by pressing the PAGE UP key. Follow the onscreen instructions to select the S-record file for transfer, using ASCII transfer protocol.

Upon completion of the S-record file transfer, the D-Bug12 prompt is displayed.

## B.4 Kermit for DOS — IBM PC

### B.4.1 Setup

To set up Kermit using DOS on an IBM-compatible PC for use as the EVB terminal, first refer to section [3.2 Startup](#) for the EVB startup procedure, which is inter-related with this example. Then follow these steps:

1. At the DOS prompt, invoke Kermit by typing:  
`kermit ENTER`
2. Set the baud rate to 9600 or the customized EVB setting by typing:  
`set baud 9600 ENTER`
3. Connect to the EVB by typing:  
`connect ENTER`
4. Reset the EVB by pressing S1 or by activating the appropriate custom reset circuitry. The D-Bug12 prompt should appear on the display. Continue with the startup procedure in [3.2 Startup](#).

## B.4.2 S-Record Transfers to EVB Memory

To load an S-record file from the host computer into EVB memory using Kermit on an IBM-compatible host computer, first verify that the host is correctly configured and operating as the EVB terminal. Then follow these steps:

1. At the D-Bug12 prompt, enter the LOAD or VERF command with any parameters.
2. “Escape” from the D-Bug12 prompt and start the Kermit file transfer by typing:

```
CTRL-] c ENTER  
<filename> > com1 ENTER
```

Upon completion of the S-record file transfer, the D-Bug12 prompt is displayed.

## B.5 Kermit — Sun Workstation

### B.5.1 Setup

To set up Kermit on the Sun<sup>®</sup> Workstation for use as the EVB terminal, first refer to section [3.2 Startup](#) for the EVB startup procedure, which is inter-related with this example. Then follow these steps:

1. In a shell window, invoke Kermit by typing:  

```
kermit ENTER
```
2. Set the serial port to the one in use for the EVB (ttya, ttyb, etc.) by typing:  

```
set line /dev/ttya ENTER
```
3. Set the baud rate to 9600 or the customized EVB setting by typing:  

```
set speed 9600 ENTER
```
4. Connect to the EVB by typing:  

```
connect ENTER
```
5. Reset the EVB by pressing S1 or by activating the appropriate custom reset circuitry. The D-Bug12 prompt should appear on the display. Continue with the startup procedure in [3.2 Startup](#).

### B.5.2 S-Record Transfers to EVB Memory

To load an S-record file from the host computer into EVB memory using Kermit on a Sun Workstation, first verify that the host is correctly configured and operating as the EVB terminal. Then follow these steps:

1. In the shell window being used for the EVB terminal interface, at the D-Bug12 prompt, enter the LOAD or VERF command with any parameters.
2. Open a shell window separate from the one being used for the EVB terminal interface. In this window, type:

```
cat <filename> > /dev/ttya ENTER
```

Upon completion of the S-record file transfer, the D-Bug12 prompt is displayed in the shell window being used for the EVB terminal interface.

## B.6 MacTerminal — Apple Macintosh

Using MacTerminal<sup>®</sup> on an Apple<sup>®</sup> Macintosh<sup>®</sup> computer is described here.

### B.6.1 Setup

To set up MacTerminal on an Apple Macintosh computer for use as the EVB terminal, first refer to [3.2 Startup](#) for the EVB startup procedure, which is inter-related with this example. Then follow these steps:

1. Select the following from the **Terminal Settings** menu:

Terminal:	TTY
Cursor Shape:	Underline
Line Width:	80 Columns
Select:	On Line
	Auto Repeat
Click on:	<b>OK</b>



2. Select the following from the **Compatibility Settings** menu:

Baud Rate:	9600 or the customized EVB setting
Bits per Character:	8 Bits
Parity:	None
Handshake:	None
Connection:	Modem or Another Computer
Connection Port:	Modem or Printer
Click on:	<b>OK</b>

3. Reset the EVB by pressing S1 or by activating the appropriate custom reset circuitry.
4. Press ENTER. The D-Bug12 prompt should appear on the display. Continue with the startup procedure in [3.2 Startup](#).

### B.6.2 S-Record Transfers to EVB Memory

To load an S-record file from the host computer into EVB memory using MacTerminal, first verify that the host is correctly configured and operating as the EVB terminal. Then follow these steps:

1. At the D-Bug12 prompt, enter the LOAD or VERF command with any parameters.
2. From the **Macintosh File** menu, select **Send File - ASCII**.
3. From the dialog box, select the S-record file to be transferred.
4. Click on **Send**.

**NOTE:** *S records are not displayed during the file transfer.*

**NOTE:** *Following the file transfer, MacTerminal sends a carriage return-line feed pair, which D-Bug12 interprets as an erroneous command. To return to the D-Bug12 prompt, reset the EVB.*

### B.7 Red Ryder — Apple Macintosh

#### B.7.1 Setup

To set up Red Ryder on an Apple Macintosh computer for use as the EVB terminal, first refer to [3.2 Startup](#) for the EVB startup procedure, which is inter-related with this example. Then follow these steps:

1. Launch the Red Ryder program.
2. Set up the Red Ryder parameters:
  - 9600 baud or the customized EVB setting
  - 8 data bits
  - 1 stop bit
  - no parity
  - full duplex
3. Reset the EVB by pressing S1 or by activating the appropriate custom reset circuitry.
4. Press ENTER. The D-Bug12 prompt should appear on the display. Continue with the startup procedure in [3.2 Startup](#).

#### B.7.2 S-Record Transfers to EVB Memory

To load an S-record file from the host computer into EVB memory using Red Ryder, first verify that the host is correctly configured and operating as the EVB terminal. Then follow these steps:

1. At the D-Bug12 prompt, enter the LOAD or VERF command with any parameters.
2. From the **Macintosh File** menu, select **Send File - ASCII**.
3. From the dialog box, select the S-record file to be transferred.
4. Click on **Send**.

**NOTE:** *S records are not displayed during the file transfer.*

Upon completion of the S-record file transfer, the D-Bug12 prompt is displayed.

## Appendix C. D-Bug12 Startup Code

The D-Bug12 startup code is located in the EPROMs, U7 and U9A, in the address range \$FD80 to \$FDFF, as shown in [Table 3-5](#).

### Factory-Configuration Memory Map.

To customize this startup code, it is necessary to reprogram the EPROMs. For more information, refer to [Appendix E. Customizing the EPROMs](#).

The following D-Bug12 startup code is distilled from the source listing for clarity. To assemble the startup code for programming into the EPROMs, the .DEFINES must be included ahead of the code listed here.

```

                                opt    lis                                ; assembler directive to turn
                                                                ; listing on

0A00      MonRAMStart equ    $0A00
0200      MonRAMSize equ    $0200

0800      RAM_START   equ    $0800

0400      RAMSize     equ    $0400

0C00      STACKTOP    equ    RAM_START+RAMSize ; stack at top of int RAM

1000      EE_START    equ    $1000                ; 4K EEPROM located here out
                                                                ; of reset(in expanded modes)

FD80                                org    $fd80

;*****
; INITIALIZATION
;
; Initialization code for the M68HC12A4EVB D-Bug12 monitor program
;*****

FD80      CODE_START:

;      set Port E bit 7 to an output to eliminate possible noise
;      problems associated with unterminated input pins.

FD80 4C0980      bset    DDRE,80h                ; set the data direction to
                                                                ; configure Port E, bit 7 as an
                                                                ; output.
FD83 4C0880      bset    PORTE,80h               ; set Port E, bit 7 to logic 1.

```

## D-Bug12 Startup Code

```

FD86 CF0C00          lds    #STACKTOP          ; initialize D-Bug12 stack pointer
FD89 4F6F0103        brclr  PORTAD,01h,DEBUG12; if bit 0 of A/D port is 1,
FD8D 061000          jmp    EE_START          ; then jump to the start of
                                                ; internal EEPROM
                                                ; otherwise, remain in D-Bug12

FD90          DEBUG12:

                ;      Clear all monitor RAM to start from a known state

FD90 CE0A00          ldx    #MonRAMStart
FD93 6930          ClrRAM:  clr    1,x+          ; clear one and inc pointer
FD95 8E0C00          cpx    #MonRAMStart+MonRAMSize
FD98 26F9          bne    ClrRAM          ; loop till RAM clear

                ;      Enable pipe signals, E, low strobe and read/write in port E
                ;      PIP0E, NECLK, LSTRE and RDWE are write once in normal modes
                ;      PEAR [ARSIE:CDLTE:PIPOE:NECLK!LSTRE:RDWE:0:0]$0A

FD9A 862C          ldaa    #$2c          ; prevent later protection lock
FD9C 5A0A          staa    PEAR          ; PROTLK is write-once

                ;      Without changing modes, enable internal visibility
                ;      MODE [SMDN:MODB:MODA:ESTR!IVIS:0:EMD:EME]$0B

FD9E 4C0B08          bset    MODE,$08          ; set IVIS

                ;      Disable the COP watchdog by CR2:CR1:CR0 = 0:0:0
                ;      COPCTL = $07 when reset in normal modes
                ;      FCME and CRx bits are write once in normal modes
                ;      COPCTL[ CME:FCME:FCM:FCOP!DISR:CR2:CR1:CR0]$16

FDA1 790016          clr    COPCTL          ; disable watchdog

                ;      Enable Program chip select 0 and Data chip select
                ;      CSCTL0 = $20 after reset (CSP0 on others off)
                ;      also set data chip select to cover $0000-7FFF (will mirror
                ;      to fill space)
                ;      internal resources have higher priority in case of overlaps
                ;
                ;      CSCTL0[ 0:CSP1E:CSP0E:CSDE!CS3E:CS2E:CS1E:CS0E]$3C
                ;      CSCTL1[ 0:CSP1FL:CSPA21:CSDHF!CS3EP:0:0:0]$3D

FDA4 8630          ldaa    #$30
FDA6 5A3C          staa    CSCTL0          ; CSP0E and CSDE on
FDA8 8610          ldaa    #$10
FDAA 5A3D          staa    CSCTL1          ; CSD to cover $0000-7FFF

                ;      Set stretch for CSP0 and CSD to 1 extra E-speed cycle per
                ;      access (to accomodate slower external RAM and EPROM)
                ;
                ;      CSSTR0[ 0:0:SRP1A:SRP1B!SRP0A:SRP0B:STRDA:STRDB]$3E

FDAC 8605          ldaa    #$05
FDAE 5A3E          staa    CSSTR0          ; CSP0E and CSDE on

                ;      Enable EEPROM so D-Bug12 can program/erase bytes
                ;      EEMCR [ 1:1:1:1!1:1:PROTLK:EERC]$F0
                ;      BPROT [ 1:BPROT6:BPROT5:BPROT4!BPROT3:BPROT2:BPROT1:BPROT0]$F1

FDB0 86FC          ldaa    #$fc          ; prevent later protection lock
FDB2 5AF0          staa    EEMCR          ; PROTLK is write-once
FDB4 7900F1          clr    BPROT          ; allow EE program and erase

```

```

FDB7 CEFEE0      ldx    #$fe00      ; point to the table of user
                                ; accessible routines.
FDBA 05E30000    jmp     [0,x]      ; the first entry is a pointer
                                ; to main. GO.....

```

```

;      The following subroutine produces a delay of approximately
;      20 ms, based on the following conditions:

```

```

;      1.) An 8.00 MHz E-clock
;      2.) Subroutine located in external EPROM - selected by CSP0
;      3.) CSP0 programmed for 1 E-clock stretch
;

```

```

;      This routine is called by D-Bug12's WriteEEByte() function
;      through a pointer stored in the Customization Data Table.

```

```

FDBE      _EEDelay:
FDBE CE2710      ldx     #10000      ; load delay count into x
FDC1 09      DlyLoop:  dex         ; decrement count
FDC2 26FD      bne      DlyLoop     ; loop till done.
FDC4 3D      rts              ; return.

```



## Appendix D. D-Bug12 Customization Data

### D.1 Contents

D.2	Customization Data Area .....	135
D.2.1	C Format .....	136
D.2.2	Assembly Format .....	136
D.2.3	Initial User CPU Register Values .....	136
D.2.4	SysClk Field .....	137
D.2.5	IOBase Field .....	137
D.2.6	SCIBaudRegVal Field .....	137
D.2.7	EEBase and EESize Fields .....	138
D.2.8	EEPROM Erase/Program Delay Function Pointer Field .....	138
D.2.9	Auxiliary Command Table Entries .....	138

### D.2 Customization Data Area

The customization data area, located in EPROM from \$FE80 to \$FEFF, allows users to change default data parameters used by D-Bug12. The data contained in this area is described by C data structure. The `CustomData` typedef is shown here.

For those unfamiliar with C, an assembly language equivalent is also shown here. The purpose of each field also is explained.

## D.2.1 C Format

```
typedef struct {
    Byte UserCCR;           /* User CPU Condition Code Register */
    Byte UserB;             /* User CPU B-accumulator */
    Byte UserA;             /* User CPU A-accumulator */
    Address UserX;          /* User CPU X-index register */
    Address UserY;          /* User CPU Y-index register */
    Address UserPC;         /* User CPU Program Counter */
    Address UserSP;         /* User CPU Stack Pointer */
    unsigned long SysClk;    /* System Clock frequency (in Hz) */
    Address IOBase;         /* Base address of the I/O registers */
    unsigned int SCIBaudRegVal; /* Initial SCI BAUD register value */
    Address EEBase;         /* Base address of on-chip EEPROM */
    unsigned int EESize;    /* size of the on-chip EEPROM */
    void (*Delay)(void);    /* pointer to EEPROM program/erase */
                          /* delay routine */
    int AuxCmdCount;        /* number of commands in the */
                          /* auxiliary command table */
    CmdTblEntryP AuxCmdTableP; /* pointer to the auxiliary command */
                          /* table */
} CustomData;
```

## D.2.2 Assembly Format

```

                                org    $FE80
;
CustData                        equ    *
UserCCR                         dc.b   $90           ; User CPU Condition Code Register
UserB                           dc.b   $00           ; User CPU B-accumulator
UserA                           dc.b   $00           ; User CPU A-accumulator
UserX                           dc.w   $0000          ; User CPU X-index register
UserY                           dc.w   $0000          ; User CPU Y-index register
UserPC                          dc.w   $0000          ; User CPU Program Counter
UserSP                          dc.w   $0A00          ; User CPU Stack Pointer
SysClk                          dc.l   8000000        ; System Clock frequency (in Hz)
IOBase                          dc.w   $0000          ; Base address of the I/O registers
SCIBaudRegVal                   dc.w   52            ; Initial SCI BAUD register value
EEBase                          dc.w   $1000          ; Base address of the on-chip EEPROM
EESize                          dc.w   4096           ; Size of the on-chip EEPROM
EEDelay                         dc.w   _EEDelay       ; Address of EEPROM program/erase delay routine
AuxCmdCount                     dc.w   0              ; Number of commands in the auxiliary command table
AuxCmdTableP                    dc.w   $0000          ; Pointer to the auxiliary command table
```

## D.2.3 Initial User CPU Register Values

The first seven fields in the CustomData typedef struct are used to provide default values for the user CPU12 registers. The user CCR value is set to 0x90. This sets the S bit, disabling the STOP instruction, and the I bit, inhibiting IRQ interrupts. The X bit is cleared to allow the use of the XIRQ interrupt as a programmer's abort switch. The user SP value is set to 0x0a00, which is one byte beyond the last on-chip RAM location available to the user. The CPU12 stack pointer points to the last byte pushed onto the stack. All of the other registers contain the value 0.



## D.2.4 SysClk Field

The SysClk field is used to inform D-Bug12 of the system clock frequency, M. Its value, in hertz, is set to 8,000,000. The E-clock frequency is the same as the system clock frequency, M. SysClk is used by the D-Bug12 BAUD command in calculating the new value of the SCI baud register for the requested baud rate.

**NOTE:** *It is the responsibility of the startup code to perform any actions necessary to set the system clock frequency. D-Bug12 does not set or change the system clock frequency using the SysClk value.*

## D.2.5 IOBase Field

The IOBase field defines the base address of the input/output (I/O) registers. This address is used by D-Bug12 when accessing the I/O registers associated with the SCI and when programming or erasing the on-chip EEPROM. On the MC68HC812A4, the I/O registers are mappable to any 2-Kbyte memory space. Therefore, the IOBase entry should be only a multiple of 2048. The value of IOBase is set to 0x0000 which is the default address of the I/O registers for the MC68HC812A4.

**NOTE:** *It is the responsibility of the startup code to set the base address of the I/O registers. D-Bug12 does not set or change the I/O register base address.*

## D.2.6 SCIBaudRegVal Field

The SCIBaudRegVal field is used to set the initial baud rate of the SCI used for console I/O by D-Bug12. Note that the value in SCIBaudRegVal is written directly to the baud register of the console SCI. The value is not the desired baud rate. The calculation of this value is not made by D-Bug12 because of the possibility of an invalid baud register value. Without a valid baud register value during SCI initialization, D-Bug12 would have no way to inform the user that a problem existed. Not all combinations of baud rates and system clock frequencies produce a valid baud register value. The formula used to calculate the baud register value is:

$$\text{BaudRegVal} = \text{MCLK} \quad ( 16 * \text{SCIBaudRate} )$$

The initial baud register value is 52 (0x0034). At a system clock frequency of 8.0 MHz, this sets the communications rate of 9600 baud.

**NOTE:** *Because of the ability to choose either SCI0 or SCI1 for use as the control console, D-Bug12 takes care of initializing the SCI registers. The chosen SCI is set to eight data bits, one start bit, one stop bit, and no parity.*

### D.2.7 EEBase and EESize Fields

The EEBase and EESize fields are used to describe the base address and range of the M68HC12's on-chip EEPROM. This information is used by D-Bug12's WriteMem( ) function to determine when a byte is being written to the on-chip EEPROM. D-Bug12 then calls its WriteEEByte( ) function to place the data in the on-chip EEPROM. On the MC68HC812A4 the EEPROM base address is mappable to any 4-Kbyte memory space. Therefore, the EEBase entry should be only a multiple of 0x1000. The value of EEBase is set to 0x1000 which is the default base address of the on-chip EEPROM for the MC68HC812A4. The value of EESize is also set to 0x1000 (4096) which is the size of the on-chip EEPROM. Setting the value of EESize to 0 disables the WriteMem( ) function's ability to write to on-chip EEPROM.

**NOTE:** *It is the responsibility of the startup code to set the base address of the EEPROM. D-Bug12 does not set or change the EEPROM base address.*

### D.2.8 EEPROM Erase/Program Delay Function Pointer Field

The (void)( \* Delay)(void) field is a function pointer that points to an EEPROM program/erase delay routine. For the MC68HC812A4, the routine should produce a delay of 20 ms before it returns. The delay routine is nothing more than a software delay loop. The subroutine is located in the startup code area of the D-Bug12 EPROM from \$FD80 to \$FDFF. See [Appendix C. D-Bug12 Startup Code](#).

### D.2.9 Auxiliary Command Table Entries

The last two entries in this table provide a mechanism to extend the command set of D-Bug12. The AuxCmdTableP points to an auxiliary command table, and AuxCmdCount contains the number of entries in the auxiliary command

table. The table consists of an array of `CmdTblEntry`s. Each `CmdTblEntry` in the auxiliary command table has this structure:

```
typedef struct {
    const char *CommandStr;           /* pointer to the command */
                                     /* string */
    int (*ExecuteCmd)(int argC, char *argV[]); /* pointer to function that */
                                     /* implements the command */
} CmdTblEntry, * CmdTblEntryP;
```

As the typedef shows, the first field is a character pointer pointing to a null terminated character array containing the command name. The command name string *must be in upper case*. The second field, a function pointer, points to a function that implements the new D-Bug12 command. The first parameter to this function is a count of the number of command line arguments that the command line interpreter found on the command line. This count *includes* the command name itself. The command line may contain no more than a total of 10 parameters. The second function parameter is a pointer to an array of `char *`. Each `char *` points to one of the command line parameters parsed by the command line interpreter.

The function implementing the new command can report any error conditions to the user in one of two ways.

- If the error condition can be described by one of the error messages in the enumerated constant list here, the user-defined command should return the appropriate constant.
- If some other message text needs to be conveyed to the user, the command should communicate the error message directly to the user by using the `printf( )` function which is one of the available user callable functions. In this case, the user-defined command should return an error code of `noErr`.

```
enum Error {
    noErr = 0,           /* Define No Error */
    WrongNumArgs = 6,    /* Wrong Number of Arguments */
    BadStartAddress = 7, /* Invalid Starting Address */
    BadEndAddress = 8,   /* Invalid Ending Address */
    StartEndError = 9,   /* Start Address Greater Than End Address */
    BadHexData = 10,     /* Invalid Hex Data */
    DataSizeError = 11,  /* Data Out Of Range */
    NoTargetWrite = 12,  /* Can't Write Target Memory */
};
```



## Appendix E. Customizing the EPROMs

The following blocks in the factory-supplied EPROMs can be reprogrammed with user code or D-Bug12 code that has been modified for custom operation:

- \$8000–\$9FFF — Available for user programs
- \$FD80–\$FDFF — D-Bug12 startup code. See [Appendix C. D-Bug12 Startup Code](#).
- \$FE80–\$FEFF — D-Bug12 customization data. See [Appendix D. D-Bug12 Customization Data](#).
- \$FF00–\$FFBF — Available for user programs

Since the EPROMs also contain D-Bug12 and other EVB operating firmware, the factory programming must be retained and burned into the custom chips along with the custom code. [Table E-1](#) maps the EVB's logical addresses (from [Table 3-5. Factory-Configuration Memory Map](#)) to the pin-level physical addresses of U7 and U9A.

Note that the lower half of each EPROM — from \$0000 to \$3FFF — is unused and is filled with 1s. This is necessary because of the chip select,  $\overline{\text{CSP0}}$ , used by the MCU for EPROM access. For more information on this subject, refer to [4.7.2 Chip Selects](#).

**NOTE:** *Do not reprogram the factory-supplied EPROMs. Keep them as masters, using expendable chips for new programming.*

**Table E-1. Physical EPROM Addresses**

<b>MCU Logical Address</b>	<b>Data</b>	<b>U9A Physical Address</b>	<b>U7 Physical Address</b>
—	\$FF	\$0000–\$3FFF	\$0000–\$3FFF
\$8000–\$9FFE even addresses	Custom	\$4000–\$4FFF	—
\$8001–\$9FFF odd addresses	Custom	—	\$4000–\$4FFF
\$A000–\$FD7E even addresses	Factory	\$5000–\$7EBF	—
\$A001–\$FD7F odd addresses	Factory	—	\$5000–\$7EBF
\$FD80–\$FD7E even addresses	Factory or modified	\$7EC0–\$7EFF	—
\$FD81–\$FD7F odd addresses	Factory or modified	—	\$7EC0–\$7EFF
\$FE00–\$FE7E even addresses	Factory	\$7F00–\$7F3F	—
\$FE01–\$FE7F odd addresses	Factory	—	\$7F00–\$7F3F
\$FE80–\$FEFE even addresses	Factory or modified	\$7F40–\$7F7F	—
\$FE81–\$FEFF odd addresses	Factory or modified	—	\$7F40–\$7F7F
\$FF00–\$FFBE even addresses	Custom	\$7F80–\$7FBF	—
\$FF01–\$FFBF odd addresses	Custom	—	\$7F80–\$7FBF
\$FFC0–\$FFFE even addresses	Factory	\$7FC0–\$7FFF	—
\$FFC1–\$FFFF odd addresses	Factory	—	\$7FC0–\$7FFF

## Appendix F. SDI Configuration

To configure the EVB for use with Motorola's serial debug interface (SDI), follow these steps:

1. Remove the jumper on header W11 from  $\overline{\text{CSD}}$ .
2. Move the  $\overline{\text{CSP0}}$  jumper on W11 to pins 2 and 3.

Steps 1 and 2 disable the external EPROM and map the  $\overline{\text{CSP0}}$  chip select to external RAM.

3. Remove the jumper from W30.

Step 3 allows the SDI to drive the MCU's BKGD pin low at reset.

4. Move the jumper on W34 to pins 1 and 2.
5. Move the jumper on W42 to pins 1 and 2.

Steps 4 and 5 place the MCU in special single-chip mode.

6. Move the base address of the MCU's on-chip EEPROM from \$F000 (the default in special single-chip mode) to \$1000. To do this, change the data at address \$0012 to a value of \$11 using the appropriate debugging tool. For MCUdebug, the correct command is:

```
MM 12 11
```

**NOTE:** *Step 6 must be repeated each time the EVB is reset in this mode, as the EEPROM's base address defaults to \$F000 at reset.*

**Table 4-1. Jumper-Selectable Functions** provides full descriptions of these jumper changes. See **Figure 4-2. Chip Select Header** for details of header W11. See **Figure 1-1. EVB Layout and Component Placement** for header locations on the EVB.

**NOTE:**  $\overline{\text{CSP0}}$  covers the address range from \$8000 to \$FFFF. The 16 Kbytes of RAM appear in the new memory map from \$C000 to \$FFFF. This SDI memory map is shown in **Table F-1**.

This configuration provides these enhancements when using the SDI:

- The MCU's on-chip RAM, from \$0800 to \$0BFF, is entirely available for user data.
- Data can be loaded into the vector area, which was reserved under the D-Bug12 operating configuration.

For information on using the SDI, refer to the *Serial Debug Interface User's Manual*, Motorola document order number SDIUM/D.

**Table F-1. SDI Memory Map**

Address Range	Description	Location
\$0000–\$01FF	CPU registers	On-chip (MCU)
\$0800–\$0BFF	User data area	1-Kbyte on-chip RAM (MCU)
\$1000–\$1FFF	User code area	4-Kbyte on-chip EEPROM (MCU)
\$C000–\$FFFF	User code/data area	16-Kbyte external RAM (U4, U6A)



### Glossary

**8-bit MCU** — A microcontroller whose data is communicated over a data bus made up of eight separate data conductors.

**assembler** — A software program that translates source code mnemonics into opcodes that can then be loaded into the memory of a microcontroller.

**assembly language** — Instruction mnemonics and assembler directives that are meaningful to programmers and can be translated into an object code program that a microcontroller understands. The CPU uses opcodes and binary numbers to specify the operations that make up a computer program. Humans use assembly language mnemonics to represent instructions. Assembler directives provide additional information such as the starting memory location for a program. Labels are used to indicate an address or binary value.

**ASCII** — American Standard Code for Information Interchange. A widely accepted correlation between alphabetic and numeric characters and specific 7-bit binary numbers.

**breakpoint** — During debugging of a program, it is useful to run instructions until the CPU gets to a specific place in the program, and then enter a debugger program. A breakpoint is established at the desired address by temporarily substituting a software interrupt (SWI) instruction for the instruction at that address. In response to the SWI, control is passed to a debugging program.

**byte** — A set of exactly eight binary bits.

**clock** — A square wave signal that is used to sequence events in a computer.

**command set** — The command set of a CPU is the set of all operations that the CPU knows how to perform. One way to represent an instruction set is with a set of shorthand mnemonics such as LDA meaning load A. Another representation of an instruction set is the opcodes that are recognized by the CPU.

**CPU** — Central processor unit. The part of a computer that controls execution of instructions.

**CPU cycles** — A CPU clock cycle is one period of the internal bus-rate clock. Normally, this clock is derived by dividing a crystal oscillator source by two or more so the high and low times will be equal. The length of time required to execute an instruction is measured in CPU clock cycles.

**CPU registers** — Memory locations that are wired directly into the CPU logic instead of being part of the addressable memory map. The CPU always has direct access to the information in these registers. The CPU registers in an MC68HC908 are A (8-bit accumulator), X (8-bit index register), CCR (condition code register containing the H, I, N, Z, and C bits), SP (stack pointer), and PC (program counter).

**cycles** — See CPU cycles.

**data bus** — A set of conductors that are used to convey binary information from a CPU to a memory location or from a memory location to a CPU.

**development tools** — Software or hardware devices used to develop computer programs and application hardware. Examples of software development tools include text editors, assemblers, debug monitors, and simulators. Examples of hardware development tools include simulators, logic analyzers, and PROM programmers.

**EPROM** — Erasable, programmable read-only memory. A non-volatile type of memory that can be erased by exposure to an ultra-violet light source. MCUs that have EPROM are easily recognized by their packaging: a quartz window allows exposure to UV light. If an EPROM MCU is packaged in an opaque plastic package, it is termed a one-time-programmable OTP MCU, since there is no way to erase and rewrite the EPROM.

**EEPROM** — Electrically erasable, programmable read-only memory.

**input-output (I/O)** — Interfaces between a computer system and the external world. For example, a CPU reads an input to sense the level of an external signal and writes to an output to change the level on an external signal.

**instructions** — Instructions are operations that a CPU can perform.

Instructions are expressed by programmers as assembly language mnemonics. A CPU interprets an opcode and its associated operand(s) as an instruction.

**listing** — A program listing shows the binary numbers that the CPU needs alongside the assembly language statements that the programmer wrote. The listing is generated by an assembler in the process of translating assembly language source statements into the binary information that the CPU needs.

**LSB** — Least significant bit.

**MCU – Microcontroller unit** — Microcontroller. A complete computer system including CPU, memory, clock oscillator, and I/O on a single integrated circuit.

**MSB** — Most significant bit.

**object code file** — A text file containing numbers that represent the binary opcodes and data of a computer program. An object code file can be used to load binary information into a computer system. Motorola uses the S-record file format for object code files.

**operand** — An input value to a logical or mathematical operation.

**opcode** — A binary code that instructs the CPU to do a specific operation in a specific way.

**OTPROM** — A non-volatile type of memory that can be programmed but cannot be erased. An OTPROM is an EPROM MCU that is packaged in an opaque plastic package. It is called a one-time-programmable MCU because there is no way to expose the EPROM to a UV light.

**program counter** — The CPU register that holds the address of the next instruction or operand that the CPU will use.

**RAM** — Random access memory. Any RAM location can be read or written by the CPU. The contents of a RAM memory location remain valid until the CPU writes a different value or until power is turned off.

**registers** — Memory locations that are wired directly into the CPU logic

instead of being part of the addressable memory map. The CPU always has direct access to the information in these registers. Memory locations that hold status and control information for on-chip peripherals are called I/O and control registers.

**reset** — Reset is used to force a computer system to a known starting point and to force on-chip peripherals to known starting conditions.

**S record** — A Motorola standard format used for object code files.

**simulator** — A computer program that copies the behavior of a real MCU.

**source code** — See source program.

**source program** — A text file containing instruction mnemonics, labels, comments, and assembler directives. The source file is processed by an assembler to produce a composite listing and an object file representation of the program.

**stack pointer** — A CPU register that holds the address of the next available storage location on the stack.

**TTL** — Transistor-to-transistor logic.

**V<sub>DD</sub>** — The positive power supply to a microcontroller (typically 5 volts dc).

**V<sub>SS</sub>** — The 0-volt dc power supply return for a microcontroller.

**Word** — A group of binary bits. Some larger computers consider a set of 16 bits to be a word but this is not a universal standard.

# Index

## Symbols

<RegisterName> command. . . . . 70, 71

## A

A/D converter  
    isolatable power circuits . . . . . 83, 91  
ASCII  
    characters . . . . . 122  
ASM command . . . . . 44, 45, 46, 47

## B

background debug mode (BDM)  
    as user interface. . . . . 21, 22, 30  
    interface connector, J5 . . . . . 91  
    MCU mode . . . . . 65, 85  
BAUD command . . . . . 48  
BF command. . . . . 49  
block diagram  
    EVB system . . . . . 19  
BR command . . . . . 50  
BULK command. . . . . 51

## C

CALL command . . . . . 52  
checksum. . . . . 117  
chip select . . . . . 88

clock	
circuitry . . . . .	90
E-clock . . . . .	20, 32, 88, 133
external input . . . . .	90
oscillator chip and socket . . . . .	90
speed . . . . .	22, 90
timebase . . . . .	90
code	
firmware modification . . . . .	131, 135, 141
generation . . . . .	21, 73
commands	
<RegisterName> . . . . .	70, 71
ASM . . . . .	44, 45, 46, 47
BAUD . . . . .	48
BF . . . . .	49
BR . . . . .	50
BULK . . . . .	51
CALL . . . . .	52
G . . . . .	53
GT . . . . .	54
HELP . . . . .	55
LOAD . . . . .	56
MD . . . . .	57
MDW . . . . .	58
MM . . . . .	59
MMW . . . . .	60
MOVE . . . . .	61
NOBR . . . . .	62
RD . . . . .	63
RM . . . . .	64
T . . . . .	65, 66
UPLOAD . . . . .	67
VERF . . . . .	68, 69
communications, EVB-host	
baud rate . . . . .	32, 48, 49
limitations . . . . .	76
parameters . . . . .	31
SCI ports . . . . .	29, 84
software . . . . .	22, 31, 124

configuration	
D-Bug12	131, 135, 141
EVB.	28
jumpers	78
SDI	143
connectors	
J1, J2 — SCI1 RS-232C port	30, 83
J3, J4 — SCI0 RS-232C port	29, 83
J5 — BDM interface.	91
J6 — power input	29, 83
J7 — external clock	90
J8, J9 — MCU access.	21, 92, 94
locations	18
types	78
CPU	
instruction translation	45
registers.	15
type	15
crystal	90

## D

D-Bug12	
aborting a user program	40
command set	42
command-line format	40
configuration requirements	20, 21, 28, 30, 78, 141
customization data	135
description.	20, 22
generating user code	21, 73
limitations imposed by	22, 75
memory usage	74, 141
resetting.	39
stack pointer	74
starting.	38
startup code	131
startup modes	22, 28, 38, 72
terminal interface	21, 83
D-Bug12 XE	24, 43
DS1	83

## E

E-clock .....	20, 32, 88, 133
EEPROM .....	20
starting execution from .....	72
EPROM .....	20
evaluation board .....	15
EVB	
block diagram .....	19
component placement .....	18
configuring .....	28, 78
description, general .....	15
description, hardware .....	78
features .....	15
firmware .....	20
functional overview .....	20
operating instructions .....	38
packing list .....	27
restrictions on use .....	75
specifications .....	23
unpacking .....	27
examples	
S records .....	120

## F

file transfers .....	56, 73, 124
firmware .....	20

## G

G command .....	53
GT command .....	54

## H

headers	
connector .....	78
cut-trace .....	78
description .....	78
jumper .....	78
HELP command .....	55



**J**

J1, J2 — SCI1 RS-232C port .....	30, 83
J3, J4 — SCI0 RS-232C port .....	29, 83
J5 — BDM interface .....	91
J6 — power input .....	29, 83
J7 — external clock .....	90
J8, J9 — MCU access .....	21, 92, 94
jumper settings .....	16, 20, 78, 79

**L**

LED .....	83
LOAD command .....	56
low voltage inhibit (LVI) .....	91

**M**

M68HC12A4EVB evaluation board .....	15
MC68HC812A4 microcontroller unit .....	15
MCU	
access interface .....	21, 92, 94
description .....	84
isolatable power circuits .....	83
location .....	18
modes .....	84, 85, 86, 87
restrictions on use .....	22, 74, 75
socket .....	28
type .....	23, 84
MD command .....	57
MDW command .....	58

memory	
address. . . . .	117
and MCU modes . . . . .	84
chip selects . . . . .	20, 33, 88, 143
configurations . . . . .	73, 86, 87
customizing the EPROMs. . . . .	141
EEPROM, external . . . . .	86
EEPROM, on-chip . . . . .	22, 28, 51, 72, 91
EPROM. . . . .	20, 86, 141
external . . . . .	86
glue logic. . . . .	89
limitations . . . . .	74, 75
loading from host computer . . . . .	73
locations . . . . .	18, 19
map, EPROM . . . . .	142
map, factory default . . . . .	73, 74
map, SDI configuration. . . . .	144
on-chip . . . . .	84, 144
programming. . . . .	22
RAM . . . . .	20, 32, 86
ROM . . . . .	86
sockets. . . . .	86, 87
speed enhancement . . . . .	20, 32
SRAM . . . . .	20, 32, 86
usage . . . . .	73, 86
wait states . . . . .	20, 32, 88
microcontroller unit . . . . .	15
MM command. . . . .	59
MMW command. . . . .	60
monitor program . . . . .	20
MOVE command . . . . .	61
multiple serial interface (MSI) . . . . .	99

## N

NOBR command. . . . .	62
-----------------------	----

## O

oscillator . . . . .	90
----------------------	----

**P**

packing list .....	27
phase-locked loop (PLL)	
description .....	90
isolatable power circuit .....	83
power	
distribution .....	83, 92, 93, 94
indicator	
description .....	83
location .....	18
input circuit and protection .....	83
input connector, J6 .....	29
isolatable circuits .....	83
low-voltage inhibit .....	91
supply, connecting to .....	29
supply, requirements .....	22, 23
printed circuit board	
description .....	78
program abort .....	21, 39, 40, 53, 72, 75
prototype area .....	21, 92

**R**

RAM .....	20
RD command .....	63
record length .....	117
record type .....	117
registers .....	33, 40, 50, 53, 54, 63, 64, 65, 74, 75, 84, 135, 144
reset .....	21, 28, 32, 38, 39, 84, 90
RM command .....	64
ROM .....	20

**S**

S records .....	56, 67, 68, 69, 70, 71, 73, 117–122
S1, S2 .....	21
schematics .....	99–116
SCI ports	
baud rate .....	48
configuration .....	29, 84
limitations .....	75
usage .....	21, 22, 29, 30

SCI0 .....	21
SCI1 .....	21
serial communications interface .....	21
serial debug interface (SDI) .....	21, 22, 30, 91, 143
sockets	
clock oscillator .....	90
locations .....	18
MCU .....	28
memory .....	86, 87
specifications	
EVB .....	23
speed enhancement .....	20, 32
SRAM .....	20
S-record	
content .....	117
creating .....	120
field contents .....	118
fields .....	118
overview .....	117
S0 header record .....	120
S0 record .....	120
S1 record .....	121
S9 record .....	122
termination record .....	122
switches .....	21
locations .....	18
S1 — reset .....	39
S2 — program abort .....	40

## T

T command .....	65, 66
terminal	
baud rate .....	32, 48
cabling .....	30
communications parameters .....	31
communications software .....	22, 31, 124
connectors .....	29, 83
interface circuitry .....	83
limitations .....	76
requirements .....	22
SCI ports .....	21, 29, 83
setup .....	29, 31, 83

test points ..... 17, 92  
timebase ..... 90

## U

unpacking instructions ..... 27  
UPLOAD command ..... 67

## V


vector memory area. .... 74, 144  
VERF command ..... 68, 69

## W

wait states ..... 20, 32, 88





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447. Customer Focus Center, 1-800-521-6274

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-8573

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

**Mfax™, Motorola Fax Back System:** RMFAX0@email.sps.mot.com; <http://sps.motorola.com/mfax/>; TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

**HOME PAGE:** <http://motorola.com/sps/>

Mfax is a trademark of Motorola, Inc.



**MOTOROLA**

© Motorola, Inc., 1999

**M68HC12A4EVBUM/D**